Features

- Compatible with MCS-51® Products
- 4K Bytes of In-System Programmable (ISP) Flash Memory
  - Endurance: 1000 Write/Erase Cycles
- 4.0V to 5.5V Operating Range
- Fully Static Operation: 0 Hz to 33 MHz
- Three-level Program Memory Lock
- 128 x 8-bit Internal RAM
- 32 Programmable I/O Lines
- Two 16-bit Timer/Counters
- Six Interrupt Sources
- Full Duplex UART Serial Channel
- Low-power Idle and Power-down Modes
- Interrupt Recovery from Power-down Mode
- Watchdog Timer
- Dual Data Pointer
- Power-off Flag
- Fast Programming Time
- Flexible ISP Programming (Byte and Page Mode)

Description

The AT89S51 is a low-power, high-performance CMOS 8-bit microcontroller with 4K bytes of in-system programmable Flash memory. The device is manufactured using Atmel's high-density nonvolatile memory technology and is compatible with the industry-standard 80C51 instruction set and pinout. The on-chip Flash allows the program memory to be reprogrammed in-system or by a conventional nonvolatile memory programmer. By combining a versatile 8-bit CPU with in-system programmable Flash on a monolithic chip, the Atmel AT89S51 is a powerful microcontroller which provides a highly-flexible and cost-effective solution to many embedded control applications.

The AT89S51 provides the following standard features: 4K bytes of Flash, 128 bytes of RAM, 32 I/O lines, Watchdog timer, two data pointers, two 16-bit timer/counters, a five-vector two-level interrupt architecture, a full duplex serial port, on-chip oscillator, and clock circuitry. In addition, the AT89S51 is designed with static logic for operation down to zero frequency and supports two software selectable power saving modes. The Idle Mode stops the CPU while allowing the RAM, timer/counters, serial port, and interrupt system to continue functioning. The Power-down mode saves the RAM contents but freezes the oscillator, disabling all other chip functions until the next external interrupt or hardware reset.
**Pin Description**

**VCC**
Supply voltage.

**GND**
Ground.

**Port 0**
Port 0 is an 8-bit open drain bidirectional I/O port. As an output port, each pin can sink eight TTL inputs. When 1s are written to port 0 pins, the pins can be used as high-impedance inputs.

Port 0 can also be configured to be the multiplexed low-order address/data bus during accesses to external program and data memory. In this mode, P0 has internal pull-ups.

Port 0 also receives the code bytes during Flash programming and outputs the code bytes during program verification. **External pull-ups are required during program verification.**

**Port 1**
Port 1 is an 8-bit bidirectional I/O port with internal pull-ups. The Port 1 output buffers can sink/source four TTL inputs. When 1s are written to Port 1 pins, they are pulled high by the internal pull-ups and can be used as inputs. As inputs, Port 1 pins that are externally being pulled low will source current (IIL) because of the internal pull-ups.

Port 1 also receives the low-order address bytes during Flash programming and verification.

<table>
<thead>
<tr>
<th>Port Pin</th>
<th>Alternate Functions</th>
</tr>
</thead>
<tbody>
<tr>
<td>P1.5</td>
<td>MOSI (used for In-System Programming)</td>
</tr>
<tr>
<td>P1.6</td>
<td>MISO (used for In-System Programming)</td>
</tr>
<tr>
<td>P1.7</td>
<td>SCK (used for In-System Programming)</td>
</tr>
</tbody>
</table>

**Port 2**
Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. The Port 2 output buffers can sink/source four TTL inputs. When 1s are written to Port 2 pins, they are pulled high by the internal pull-ups and can be used as inputs. As inputs, Port 2 pins that are externally being pulled low will source current (IIL) because of the internal pull-ups.

Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @ DPTR). In this application, Port 2 uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOVX @ RI), Port 2 emits the contents of the P2 Special Function Register.

Port 2 also receives the high-order address bits and some control signals during Flash programming and verification.

**Port 3**
Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. The Port 3 output buffers can sink/source four TTL inputs. When 1s are written to Port 3 pins, they are pulled high by the internal pull-ups and can be used as inputs. As inputs, Port 3 pins that are externally being pulled low will source current (IIL) because of the pull-ups.

Port 3 receives some control signals for Flash programming and verification.

Port 3 also serves the functions of various special features of the AT89S51, as shown in the following table.
### Port Pin Alternate Functions

<table>
<thead>
<tr>
<th>Port Pin</th>
<th>Alternate Functions</th>
</tr>
</thead>
<tbody>
<tr>
<td>P3.0</td>
<td>RXD (serial input port)</td>
</tr>
<tr>
<td>P3.1</td>
<td>TXD (serial output port)</td>
</tr>
<tr>
<td>P3.2</td>
<td>INTO (external interrupt 0)</td>
</tr>
<tr>
<td>P3.3</td>
<td>INT1 (external interrupt 1)</td>
</tr>
<tr>
<td>P3.4</td>
<td>T0 (timer 0 external input)</td>
</tr>
<tr>
<td>P3.5</td>
<td>T1 (timer 1 external input)</td>
</tr>
<tr>
<td>P3.6</td>
<td>WR (external data memory write strobe)</td>
</tr>
<tr>
<td>P3.7</td>
<td>RD (external data memory read strobe)</td>
</tr>
</tbody>
</table>

### RST
Reset input. A high on this pin for two machine cycles while the oscillator is running resets the device. This pin drives High for 98 oscillator periods after the Watchdog times out. The DISRTO bit in SFR AUXR (address 8EH) can be used to disable this feature. In the default state of bit DISRTO, the RESET HIGH out feature is enabled.

### ALE/PROG
Address Latch Enable (ALE) is an output pulse for latching the low byte of the address during accesses to external memory. This pin is also the program pulse input (PROG) during Flash programming.

In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency and may be used for external timing or clocking purposes. Note, however, that one ALE pulse is skipped during each access to external data memory.

If desired, ALE operation can be disabled by setting bit 0 of SFR location 8EH. With the bit set, ALE is active only during a MOVX or MOVC instruction. Otherwise, the pin is weakly pulled high. Setting the ALE-disable bit has no effect if the microcontroller is in external execution mode.

### PSEN
Program Store Enable (PSEN) is the read strobe to external program memory.

When the AT89S51 is executing code from external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory.

### EA/VPP
External Access Enable. EA must be strapped to GND in order to enable the device to fetch code from external program memory locations starting at 0000H up to FFFFH. Note, however, that if lock bit 1 is programmed, EA will be internally latched on reset.

EA should be strapped to VCC for internal program executions.

This pin also receives the 12-volt programming enable voltage (VPP) during Flash programming.

### XTAL1
Input to the inverting oscillator amplifier and input to the internal clock operating circuit.

### XTAL2
Output from the inverting oscillator amplifier
A map of the on-chip memory area called the Special Function Register (SFR) space is shown in Table 1.

Note that not all of the addresses are occupied, and unoccupied addresses may not be implemented on the chip. Read accesses to these addresses will in general return random data, and write accesses will have an indeterminate effect.

Table 1. AT89S51 SFR Map and Reset Values

<table>
<thead>
<tr>
<th>Address</th>
<th>Register</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F8H</td>
<td>B</td>
<td>00000000</td>
</tr>
<tr>
<td>0F0H</td>
<td>ACC</td>
<td>00000000</td>
</tr>
<tr>
<td>0E8H</td>
<td>ACC</td>
<td>00000000</td>
</tr>
<tr>
<td>0E0H</td>
<td>ACC</td>
<td>00000000</td>
</tr>
<tr>
<td>0D8H</td>
<td>PSW</td>
<td>00000000</td>
</tr>
<tr>
<td>0D0H</td>
<td>PSW</td>
<td>00000000</td>
</tr>
<tr>
<td>0C8H</td>
<td>PSW</td>
<td>00000000</td>
</tr>
<tr>
<td>0C0H</td>
<td>PSW</td>
<td>00000000</td>
</tr>
<tr>
<td>0B8H</td>
<td>IP</td>
<td>XX000000</td>
</tr>
<tr>
<td>0B0H</td>
<td>P3</td>
<td>11111111</td>
</tr>
<tr>
<td>0A8H</td>
<td>IE</td>
<td>0X000000</td>
</tr>
<tr>
<td>0A0H</td>
<td>P2</td>
<td>11111111</td>
</tr>
<tr>
<td>098H</td>
<td>SCON</td>
<td>00000000</td>
</tr>
<tr>
<td>090H</td>
<td>P1</td>
<td>11111111</td>
</tr>
<tr>
<td>088H</td>
<td>TCON</td>
<td>00000000</td>
</tr>
<tr>
<td>080H</td>
<td>P0</td>
<td>11111111</td>
</tr>
<tr>
<td></td>
<td>SBUF</td>
<td>XXXXXXXX</td>
</tr>
<tr>
<td></td>
<td>TMOD</td>
<td>00000000</td>
</tr>
<tr>
<td></td>
<td>TL0</td>
<td>00000000</td>
</tr>
<tr>
<td></td>
<td>TL1</td>
<td>00000000</td>
</tr>
<tr>
<td></td>
<td>TH0</td>
<td>00000000</td>
</tr>
<tr>
<td></td>
<td>TH1</td>
<td>00000000</td>
</tr>
<tr>
<td></td>
<td>AUXR</td>
<td>XXX0000</td>
</tr>
<tr>
<td></td>
<td>WDTRST</td>
<td>XXXXXXXX</td>
</tr>
<tr>
<td></td>
<td>PCON</td>
<td>0XXX0000</td>
</tr>
</tbody>
</table>

0FFH  0F7H  0EFH  0E7H  0DFH  0D7H  0CFH  0C7H  0BFH  0B7H  0AFH  0A7H  9FH  97H  8FH  87H
User software should not write 1s to these unlisted locations, since they may be used in future products to invoke new features. In that case, the reset or inactive values of the new bits will always be 0.

**Interrupt Registers:** The individual interrupt enable bits are in the IE register. Two priorities can be set for each of the five interrupt sources in the IP register.

**Table 2. AUXR: Auxiliary Register**

<table>
<thead>
<tr>
<th>AUXR</th>
<th>Address = 8EH</th>
<th>Reset Value = XXX00XX0B</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bit</td>
<td>– – – WDIDLE</td>
<td>DISRTO – – DISALE</td>
</tr>
<tr>
<td>7 6 5 4 3 2 1 0</td>
<td>– Reserved for future expansion</td>
<td></td>
</tr>
</tbody>
</table>

**DISALE** Disable/Enable ALE

**DISALE**

Operating Mode

0 ALE is emitted at a constant rate of 1/6 the oscillator frequency

1 ALE is active only during a MOVX or MOVC instruction

**DISRTO** Disable/Enable Reset out

**DISRTO**

0 Reset pin is driven High after WDT times out

1 Reset pin is input only

**WDIDLE** Disable/Enable WDT in IDLE mode

**WDIDLE**

0 WDT continues to count in IDLE mode

1 WDT halts counting in IDLE mode

**Dual Data Pointer Registers:** To facilitate accessing both internal and external data memory, two banks of 16-bit Data Pointer Registers are provided: DP0 at SFR address locations 82H-83H and DP1 at 84H-85H. Bit DPS = 0 in SFR AUXR1 selects DP0 and DPS = 1 selects DP1. The user should always initialize the DPS bit to the appropriate value before accessing the respective Data Pointer Register.
Power Off Flag: The Power Off Flag (POF) is located at bit 4 (PCON.4) in the PCON SFR. POF is set to “1” during power up. It can be set and rest under software control and is not affected by reset.

Table 3. AUXR1: Auxiliary Register 1

<table>
<thead>
<tr>
<th>AUXR1</th>
<th>Address = A2H</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reset Value = XXXXXXX0B</td>
<td></td>
</tr>
</tbody>
</table>

Not Bit Addressable

<table>
<thead>
<tr>
<th>Bit</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>DPS</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

- Reserved for future expansion

DPS Data Pointer Register Select

<table>
<thead>
<tr>
<th>DPS</th>
<th>Selects DPTR Registers DP0L, DP0H</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Selects DPTR Registers DP0L, DP0H</td>
</tr>
<tr>
<td>1</td>
<td>Selects DPTR Registers DP1L, DP1H</td>
</tr>
</tbody>
</table>

Memory Organization

MCS-51 devices have a separate address space for Program and Data Memory. Up to 64K bytes each of external Program and Data Memory can be addressed.

Program Memory

If the $\overline{EA}$ pin is connected to GND, all program fetches are directed to external memory.

On the AT89S51, if $\overline{EA}$ is connected to $V_{CC}$, program fetches to addresses 0000H through FFFFH are directed to internal memory and fetches to addresses 1000H through FFFFH are directed to external memory.

Data Memory

The AT89S51 implements 128 bytes of on-chip RAM. The 128 bytes are accessible via direct and indirect addressing modes. Stack operations are examples of indirect addressing, so the 128 bytes of data RAM are available as stack space.

Watchdog Timer (One-time Enabled with Reset-out)

The WDT is intended as a recovery method in situations where the CPU may be subjected to software upsets. The WDT consists of a 14-bit counter and the Watchdog Timer Reset (WDTRST) SFR. The WDT is defaulted to disable from exiting reset. To enable the WDT, a user must write 01EH and 0E1H in sequence to the WDTRST register (SFR location 0A6H).

When the WDT is enabled, it will increment every machine cycle while the oscillator is running. The WDT timeout period is dependent on the external clock frequency. There is no way to disable the WDT except through reset (either hardware reset or WDT overflow reset). When WDT overflows, it will drive an output RESET HIGH pulse at the RST pin.

Using the WDT

To enable the WDT, a user must write 01EH and 0E1H in sequence to the WDTRST register (SFR location 0A6H). When the WDT is enabled, the user needs to service it by writing 01EH and 0E1H to WDTRST to avoid a WDT overflow. The 14-bit counter overflows when it reaches 16383 (3FFFH), and this will reset the device. When the WDT is enabled, it will increment every machine cycle while the oscillator is running. This means the user must reset the WDT at least every 16383 machine cycles. To reset the WDT the user must write 01EH and 0E1H to WDTRST. WDTRST is a write-only register. The WDT counter cannot be read or written. When WDT overflows, it will generate an output RESET pulse at the RST pin. The RESET pulse duration is 98xTOSC, where TOSC=1/FOSC. To make the best use of the WDT, it
should be serviced in those sections of code that will periodically be executed within the time required to prevent a WDT reset.

**WDT During Power-down and Idle**

In Power-down mode the oscillator stops, which means the WDT also stops. While in Power-down mode, the user does not need to service the WDT. There are two methods of exiting Power-down mode: by a hardware reset or via a level-activated external interrupt, which is enabled prior to entering Power-down mode. When Power-down is exited with hardware reset, servicing the WDT should occur as it normally does whenever the AT89S51 is reset. Exiting Power-down with an interrupt is significantly different. The interrupt is held low long enough for the oscillator to stabilize. When the interrupt is brought high, the interrupt is serviced. To prevent the WDT from resetting the device while the interrupt pin is held low, the WDT is not started until the interrupt is pulled high. It is suggested that the WDT be reset during the interrupt service for the interrupt used to exit Power-down mode.

To ensure that the WDT does not overflow within a few states of exiting Power-down, it is best to reset the WDT just before entering Power-down mode.

Before going into the IDLE mode, the WDIDLE bit in SFR AUXR is used to determine whether the WDT continues to count if enabled. The WDT keeps counting during IDLE (WDIDLE bit = 0) as the default state. To prevent the WDT from resetting the AT89S51 while in IDLE mode, the user should always set up a timer that will periodically exit IDLE, service the WDT, and reenter IDLE mode.

With WDIDLE bit enabled, the WDT will stop to count in IDLE mode and resumes the count upon exit from IDLE.

**UART**

The UART in the AT89S51 operates the same way as the UART in the AT89C51. For further information on the UART operation, refer to the ATMEL Web site (http://www.atmel.com). From the home page, select ‘Products’, then ‘8051-Architecture Flash Microcontroller’, then ‘Product Overview’.

**Timer 0 and 1**

Timer 0 and Timer 1 in the AT89S51 operate the same way as Timer 0 and Timer 1 in the AT89C51. For further information on the timers' operation, refer to the ATMEL Web site (http://www.atmel.com). From the home page, select ‘Products’, then ‘8051-Architecture Flash Microcontroller’, then ‘Product Overview’.

**Interrupts**

The AT89S51 has a total of five interrupt vectors: two external interrupts (INT0 and INT1), two timer interrupts (Timers 0 and 1), and the serial port interrupt. These interrupts are all shown in Figure 1.

Each of these interrupt sources can be individually enabled or disabled by setting or clearing a bit in Special Function Register IE. IE also contains a global disable bit, EA, which disables all interrupts at once.

Note that Table 4 shows that bit position IE.6 is unimplemented. In the AT89S51, bit position IE.5 is also unimplemented. User software should not write 1s to these bit positions, since they may be used in future AT89 products.

The Timer 0 and Timer 1 flags, TF0 and TF1, are set at S5P2 of the cycle in which the timers overflow. The values are then polled by the circuitry in the next cycle.
Table 4. Interrupt Enable (IE) Register

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Position</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>EA</td>
<td>IE.7</td>
<td>Disables all interrupts. If EA = 0, no interrupt is acknowledged. If EA = 1, each interrupt source is individually enabled or disabled by setting or clearing its enable bit.</td>
</tr>
<tr>
<td>–</td>
<td>IE.6</td>
<td>Reserved</td>
</tr>
<tr>
<td>–</td>
<td>IE.5</td>
<td>Reserved</td>
</tr>
<tr>
<td>ES</td>
<td>IE.4</td>
<td>Serial Port interrupt enable bit</td>
</tr>
<tr>
<td>ET1</td>
<td>IE.3</td>
<td>Timer 1 interrupt enable bit</td>
</tr>
<tr>
<td>EX1</td>
<td>IE.2</td>
<td>External interrupt 1 enable bit</td>
</tr>
<tr>
<td>ET0</td>
<td>IE.1</td>
<td>Timer 0 interrupt enable bit</td>
</tr>
<tr>
<td>EX0</td>
<td>IE.0</td>
<td>External interrupt 0 enable bit</td>
</tr>
</tbody>
</table>

User software should never write 1s to reserved bits, because they may be used in future AT89 products.

Figure 1. Interrupt Sources
**Oscillator Characteristics**

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier that can be configured for use as an on-chip oscillator, as shown in Figure 2. Either a quartz crystal or ceramic resonator may be used. To drive the device from an external clock source, XTAL2 should be left unconnected while XTAL1 is driven, as shown in Figure 3. There are no requirements on the duty cycle of the external clock signal, since the input to the internal clocking circuitry is through a divide-by-two flip-flop, but minimum and maximum voltage high and low time specifications must be observed.

**Figure 2. Oscillator Connections**

![Oscillator Connections](image)

Note: $C_1, C_2 = 30 \text{ pF} \pm 10 \text{ pF}$ for Crystals = $40 \text{ pF} \pm 10 \text{ pF}$ for Ceramic Resonators

**Figure 3. External Clock Drive Configuration**

![External Clock Drive Configuration](image)

**Idle Mode**

In idle mode, the CPU puts itself to sleep while all the on-chip peripherals remain active. The mode is invoked by software. The content of the on-chip RAM and all the special function registers remain unchanged during this mode. The idle mode can be terminated by any enabled interrupt or by a hardware reset.

Note that when idle mode is terminated by a hardware reset, the device normally resumes program execution from where it left off, up to two machine cycles before the internal reset algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but access to the port pins is not inhibited. To eliminate the possibility of an unexpected write to a port pin when idle mode is terminated by a reset, the instruction following the one that invokes idle mode should not write to a port pin or to external memory.

**Power-down Mode**

In the Power-down mode, the oscillator is stopped, and the instruction that invokes Power-down is the last instruction executed. The on-chip RAM and Special Function Registers retain their values until the Power-down mode is terminated. Exit from Power-down mode can be initiated either by a hardware reset or by activation of an enabled external interrupt into INT0 or INT1. Reset redefines the SFRs but does not change the on-chip RAM. The reset should not be activated before $V_{CC}$ is restored to its normal operating level and must be held active long enough to allow the oscillator to restart and stabilize.
Program Memory Lock Bits

The AT89S51 has three lock bits that can be left unprogrammed (U) or can be programmed (P) to obtain the additional features listed in the following table.

Table 6. Lock Bit Protection Modes

<table>
<thead>
<tr>
<th>Program Lock Bits</th>
<th>Protection Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>LB1   LB2  LB3</td>
<td>No program lock features</td>
</tr>
<tr>
<td>1     U     U   U</td>
<td>MOVIC instructions executed from external program memory are disabled from fetching code bytes from internal memory, EA is sampled and latched on reset, and further programming of the Flash memory is disabled</td>
</tr>
<tr>
<td>2     P     U   U</td>
<td>Same as mode 2, but verify is also disabled</td>
</tr>
<tr>
<td>3     P     P   U</td>
<td>Same as mode 3, but external execution is also disabled</td>
</tr>
</tbody>
</table>

When lock bit 1 is programmed, the logic level at the EA pin is sampled and latched during reset. If the device is powered up without a reset, the latch initializes to a random value and holds that value until reset is activated. The latched value of EA must agree with the current logic level at that pin in order for the device to function properly.

Programming the Flash – Parallel Mode

The AT89S51 is shipped with the on-chip Flash memory array ready to be programmed. The programming interface needs a high-voltage (12-volt) program enable signal and is compatible with conventional third-party Flash or EPROM programmers.

The AT89S51 code memory array is programmed byte-by-byte.

Programming Algorithm: Before programming the AT89S51, the address, data, and control signals should be set up according to the Flash programming mode table and Figures 13 and 14. To program the AT89S51, take the following steps:

1. Input the desired memory location on the address lines.
2. Input the appropriate data byte on the data lines.
3. Activate the correct combination of control signals.
4. Raise $\overline{EA}/V_{pp}$ to 12V.
5. Pulse ALE/PROG once to program a byte in the Flash array or the lock bits. The byte-write cycle is self-timed and typically takes no more than 50 µs. Repeat steps 1 through 5, changing the address and data for the entire array or until the end of the object file is reached.

Data Polling: The AT89S51 features Data Polling to indicate the end of a byte write cycle. During a write cycle, an attempted read of the last byte written will result in the complement of the written data on P0.7. Once the write cycle has been completed, true data is valid on all outputs, and the next cycle may begin. Data Polling may begin any time after a write cycle has been initiated.
**Ready/Busy**: The progress of byte programming can also be monitored by the RDY/BSY output signal. P3.0 is pulled low after ALE goes high during programming to indicate BUSY. P3.0 is pulled high again when programming is done to indicate READY.

**Program Verify**: If lock bits LB1 and LB2 have not been programmed, the programmed code data can be read back via the address and data lines for verification. The status of the individual lock bits can be verified directly by reading them back.

**Reading the Signature Bytes**: The signature bytes are read by the same procedure as a normal verification of locations 000H, 100H, and 200H, except that P3.6 and P3.7 must be pulled to a logic low. The values returned are as follows.

- (000H) = 1EH indicates manufactured by Atmel
- (100H) = 51H indicates 89S51
- (200H) = 06H

**Chip Erase**: In the parallel programming mode, a chip erase operation is initiated by using the proper combination of control signals and by pulsing ALE/PROG low for a duration of 200 ns - 500 ns.

In the serial programming mode, a chip erase operation is initiated by issuing the Chip Erase instruction. In this mode, chip erase is self-timed and takes about 500 ms.

During chip erase, a serial read from any address location will return 00H at the data output.

---

**Programming the Flash – Serial Mode**

The Code memory array can be programmed using the serial ISP interface while RST is pulled to Vcc. The serial interface consists of pins SCK, MOSI (input) and MISO (output). After RST is set high, the Programming Enable instruction needs to be executed first before other operations can be executed. Before a reprogramming sequence can occur, a Chip Erase operation is required.

The Chip Erase operation turns the content of every memory location in the Code array into FFH.

Either an external system clock can be supplied at pin XTAL1 or a crystal needs to be connected across pins XTAL1 and XTAL2. The maximum serial clock (SCK) frequency should be less than 1/16 of the crystal frequency. With a 33 MHz oscillator clock, the maximum SCK frequency is 2 MHz.

**Serial Programming Algorithm**

To program and verify the AT89S51 in the serial programming mode, the following sequence is recommended:

1. **Power-up sequence**:
   - Apply power between VCC and GND pins.
   - Set RST pin to “H”.
   - If a crystal is not connected across pins XTAL1 and XTAL2, apply a 3 MHz to 33 MHz clock to XTAL1 pin and wait for at least 10 milliseconds.

2. **Enable serial programming by sending the Programming Enable serial instruction to pin MOSI/P1.5. The frequency of the shift clock supplied at pin SCK/P1.7 needs to be less than the CPU clock at XTAL1 divided by 16.**

3. **The Code array is programmed one byte at a time in either the Byte or Page mode. The write cycle is self-timed and typically takes less than 0.5 ms at 5V.**

4. **Any memory location can be verified by using the Read instruction that returns the content at the selected address at serial output MISO/P1.6.**

5. **At the end of a programming session, RST can be set low to commence normal device operation.**
Power-off sequence (if needed):
Set XTAL1 to “L” (if a crystal is not used).
Set RST to “L”.
Turn VCC power off.

Data Polling: The Data Polling feature is also available in the serial mode. In this mode, during a write cycle an attempted read of the last byte written will result in the complement of the MSB of the serial output byte on MISO.

Serial Programming Instruction Set

The Instruction Set for Serial Programming follows a 4-byte protocol and is shown in Table 8 on page 18.

Programming Interface – Parallel Mode

Every code byte in the Flash array can be programmed by using the appropriate combination of control signals. The write operation cycle is self-timed and once initiated, will automatically time itself to completion.

All major programming vendors offer worldwide support for the Atmel microcontroller series. Please contact your local programming vendor for the appropriate software revision.

Table 7. Flash Programming Modes

<table>
<thead>
<tr>
<th>Mode</th>
<th>Vcc</th>
<th>RST</th>
<th>PSEN</th>
<th>ALE/PROG</th>
<th>EA/ Vpp</th>
<th>P2.6</th>
<th>P2.7</th>
<th>P3.3</th>
<th>P3.6</th>
<th>P3.7</th>
<th>P0.7-0 Data</th>
<th>P2.3-0</th>
<th>P1.7-0</th>
<th>Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>Write Code Data</td>
<td>5V</td>
<td>H</td>
<td>L</td>
<td></td>
<td>12V</td>
<td>L</td>
<td>H</td>
<td>H</td>
<td>H</td>
<td>H</td>
<td>D_IN</td>
<td>A11-8</td>
<td>A7-0</td>
<td></td>
</tr>
<tr>
<td>Read Code Data</td>
<td>5V</td>
<td>H</td>
<td>L</td>
<td></td>
<td>12V</td>
<td>H</td>
<td>H</td>
<td>H</td>
<td>H</td>
<td>X</td>
<td>D_OUT</td>
<td>A11-8</td>
<td>A7-0</td>
<td></td>
</tr>
<tr>
<td>Write Lock Bit 1</td>
<td>5V</td>
<td>H</td>
<td>L</td>
<td></td>
<td>12V</td>
<td>H</td>
<td>H</td>
<td>H</td>
<td>H</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>Write Lock Bit 2</td>
<td>5V</td>
<td>H</td>
<td>L</td>
<td></td>
<td>12V</td>
<td>H</td>
<td>H</td>
<td>H</td>
<td>L</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>Write Lock Bit 3</td>
<td>5V</td>
<td>H</td>
<td>L</td>
<td></td>
<td>12V</td>
<td>H</td>
<td>H</td>
<td>H</td>
<td>L</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>Read Lock Bits 1, 2, 3</td>
<td>5V</td>
<td>H</td>
<td>L</td>
<td></td>
<td>12V</td>
<td>H</td>
<td>H</td>
<td>H</td>
<td>L</td>
<td>L</td>
<td>P0.2, P0.3, P0.4</td>
<td>X</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>Chip Erase</td>
<td>5V</td>
<td>H</td>
<td>L</td>
<td></td>
<td>12V</td>
<td>H</td>
<td>L</td>
<td>H</td>
<td>L</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>Read Atmel ID</td>
<td>5V</td>
<td>H</td>
<td>L</td>
<td></td>
<td>12V</td>
<td>H</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>1EH</td>
<td>0000</td>
<td>00H</td>
<td></td>
</tr>
<tr>
<td>Read Device ID</td>
<td>5V</td>
<td>H</td>
<td>L</td>
<td></td>
<td>12V</td>
<td>H</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>51H</td>
<td>0001</td>
<td>00H</td>
<td></td>
</tr>
<tr>
<td>Read Device ID</td>
<td>5V</td>
<td>H</td>
<td>L</td>
<td></td>
<td>12V</td>
<td>H</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>06H</td>
<td>0010</td>
<td>00H</td>
<td></td>
</tr>
</tbody>
</table>

Notes:
1. Each PROG pulse is 200 ns - 500 ns for Chip Erase.
2. Each PROG pulse is 200 ns - 500 ns for Write Code Data.
3. Each PROG pulse is 200 ns - 500 ns for Write Lock Bits.
4. RDY/BSY signal is output on P3.0 during programming.
5. X = don't care.
Figure 4. Programming the Flash Memory (Parallel Mode)

Figure 5. Verifying the Flash Memory (Parallel Mode)
Flash Programming and Verification Characteristics (Parallel Mode)

$T_A = 20^\circ C\ to\ 30^\circ C, \ V_{CC} = 4.5\ to\ 5.5V$

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{PP}$</td>
<td>Programming Supply Voltage</td>
<td>11.5</td>
<td>12.5</td>
<td>V</td>
</tr>
<tr>
<td>$I_{PP}$</td>
<td>Programming Supply Current</td>
<td>10</td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td>$I_{CC}$</td>
<td>$V_{CC}$ Supply Current</td>
<td>30</td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td>$1/t_{CLCL}$</td>
<td>Oscillator Frequency</td>
<td>3</td>
<td>33</td>
<td>MHz</td>
</tr>
<tr>
<td>$t_{AVGL}$</td>
<td>Address Setup to PROG Low</td>
<td>48$t_{CLCL}$</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$t_{GHAX}$</td>
<td>Address Hold After PROG</td>
<td>48$t_{CLCL}$</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$t_{DVGL}$</td>
<td>Data Setup to PROG Low</td>
<td>48$t_{CLCL}$</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$t_{GHDX}$</td>
<td>Data Hold After PROG</td>
<td>48$t_{CLCL}$</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$t_{EHSH}$</td>
<td>P2.7 (ENABLE) High to $V_{PP}$</td>
<td>48$t_{CLCL}$</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$t_{SHGL}$</td>
<td>$V_{PP}$ Setup to PROG Low</td>
<td>10</td>
<td></td>
<td>µs</td>
</tr>
<tr>
<td>$t_{GHSL}$</td>
<td>$V_{PP}$ Hold After PROG</td>
<td>10</td>
<td></td>
<td>µs</td>
</tr>
<tr>
<td>$t_{GLGH}$</td>
<td>PROG Width</td>
<td>0.2</td>
<td>1</td>
<td>µs</td>
</tr>
<tr>
<td>$t_{AVQV}$</td>
<td>Address to Data Valid</td>
<td>48$t_{CLCL}$</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$t_{ELQV}$</td>
<td>ENABLE Low to Data Valid</td>
<td>48$t_{CLCL}$</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$t_{EHQZ}$</td>
<td>Data Float After ENABLE</td>
<td>0</td>
<td>48$t_{CLCL}$</td>
<td></td>
</tr>
<tr>
<td>$t_{GHBL}$</td>
<td>PROG High to BUSY Low</td>
<td>1.0</td>
<td></td>
<td>µs</td>
</tr>
<tr>
<td>$t_{WC}$</td>
<td>Byte Write Cycle Time</td>
<td>50</td>
<td></td>
<td>µs</td>
</tr>
</tbody>
</table>

Figure 6. Flash Programming and Verification Waveforms – Parallel Mode
Figure 7. Flash Memory Serial Downloading

Flash Programming and Verification Waveforms – Serial Mode

Figure 8. Serial Programming Waveforms
### Table 8. Serial Programming Instruction Set

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Instruction Format</th>
<th>Byte 1</th>
<th>Byte 2</th>
<th>Byte 3</th>
<th>Byte 4</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Programming Enable</td>
<td>1010 1100</td>
<td>0101</td>
<td>0011</td>
<td>xxxx</td>
<td>xxxx</td>
<td>Enable Serial Programming while RST is high</td>
</tr>
<tr>
<td>Chip Erase</td>
<td>1010 1100</td>
<td>100x</td>
<td>xxxx</td>
<td>xxxx</td>
<td>xxxx</td>
<td>Chip Erase Flash memory array</td>
</tr>
<tr>
<td>Read Program Memory</td>
<td>0010 0000</td>
<td>xxxx</td>
<td>xxxx</td>
<td>xxxx</td>
<td>xxxx</td>
<td>Read data from Program memory in the byte mode</td>
</tr>
<tr>
<td></td>
<td>(Byte Mode)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Write Program Memory</td>
<td>0100 0000</td>
<td>xxxx</td>
<td>xxxx</td>
<td>xxxx</td>
<td>xxxx</td>
<td>Write data to Program memory in the byte mode</td>
</tr>
<tr>
<td></td>
<td>(Byte Mode)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Write Lock Bits</td>
<td>1010 1100</td>
<td>1110</td>
<td>00 01</td>
<td>xxxx</td>
<td>xxxx</td>
<td>Write Lock bits. See Note (2).</td>
</tr>
<tr>
<td></td>
<td>(2)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Read Lock Bits</td>
<td>0010 0100</td>
<td>xxxx</td>
<td>xxxx</td>
<td>xxxx</td>
<td>xxxx</td>
<td>Read back current status of the lock bits (a programmed lock bit reads back as a “1”)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Read Signature Bytes</td>
<td>0010 1000</td>
<td>xxxx</td>
<td>A5 A4</td>
<td>A3 A2</td>
<td>A1 A0</td>
<td>xxx xxxx</td>
</tr>
<tr>
<td></td>
<td>(1)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Read Program Memory</td>
<td>0011 0000</td>
<td>xxxx</td>
<td>A11</td>
<td>A10</td>
<td>A9 A8</td>
<td>Byte 0</td>
</tr>
<tr>
<td></td>
<td>(Page Mode)</td>
<td></td>
<td>A7 A6</td>
<td>A5 A4</td>
<td>A3 A2</td>
<td>A1 A0</td>
</tr>
<tr>
<td>Write Program Memory</td>
<td>0101 0000</td>
<td>xxxx</td>
<td>A11</td>
<td>A10</td>
<td>A9 A8</td>
<td>Byte 0</td>
</tr>
<tr>
<td></td>
<td>(Page Mode)</td>
<td></td>
<td>A7 A6</td>
<td>A5 A4</td>
<td>A3 A2</td>
<td>A1 A0</td>
</tr>
</tbody>
</table>

Notes:  
1. The signature bytes are not readable in Lock Bit Modes 3 and 4.  
2. B1 = 0, B2 = 0 → Mode 1, no lock protection  
   B1 = 0, B2 = 1 → Mode 2, lock bit 1 activated  
   B1 = 1, B2 = 0 → Mode 3, lock bit 2 activated  
   B1 = 1, B1 = 1 → Mode 4, lock bit 3 activated

Each of the lock bits needs to be activated sequentially before Mode 4 can be executed.

After Reset signal is high, SCK should be low for at least 64 system clocks before it goes high to clock in the enable data bytes. No pulsing of Reset signal is necessary. SCK should be no faster than 1/16 of the system clock at XTAL1.

For Page Read/Write, the data always starts from byte 0 to 255. After the command byte and upper address byte are latched, each byte thereafter is treated as data until all 256 bytes are shifted in/out. Then the next instruction will be ready to be decoded.
Serial Programming Characteristics

Figure 9. Serial Programming Timing

![Serial Programming Timing Diagram](image)

Table 9. Serial Programming Characteristics, $T_A = -40^\circ C$ to $85^\circ C$, $V_{CC} = 4.0 - 5.5V$ (Unless Otherwise Noted)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>$1/t_{CLCL}$</td>
<td>Oscillator Frequency</td>
<td>0</td>
<td>33</td>
<td></td>
<td>MHz</td>
</tr>
<tr>
<td>$t_{CLCL}$</td>
<td>Oscillator Period</td>
<td>30</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>$t_{SHSL}$</td>
<td>SCK Pulse Width High</td>
<td>$8 t_{CLCL}$</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>$t_{SLSH}$</td>
<td>SCK Pulse Width Low</td>
<td>$8 t_{CLCL}$</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>$t_{OVSH}$</td>
<td>MOSI Setup to SCK High</td>
<td>$t_{CLCL}$</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>$t_{SHOX}$</td>
<td>MOSI Hold after SCK High</td>
<td>$2 t_{CLCL}$</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>$t_{SLIV}$</td>
<td>SCK Low to MISO Valid</td>
<td>10</td>
<td>16</td>
<td>32</td>
<td>ns</td>
</tr>
<tr>
<td>$t_{ERASE}$</td>
<td>Chip Erase Instruction Cycle Time</td>
<td></td>
<td>500</td>
<td></td>
<td>ms</td>
</tr>
<tr>
<td>$t_{SWC}$</td>
<td>Serial Byte Write Cycle Time</td>
<td></td>
<td>$64 t_{CLCL} + 400$</td>
<td></td>
<td>$\mu$s</td>
</tr>
</tbody>
</table>
Absolute Maximum Ratings*

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Condition</th>
<th>Min</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>Operating Temperature</td>
<td>-55°C to +125°C</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Storage Temperature</td>
<td>-65°C to +150°C</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Voltage on Any Pin with Respect to Ground</td>
<td>-1.0V to +7.0V</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Maximum Operating Voltage</td>
<td>6.6V</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**NOTICE:** Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC Characteristics

The values shown in this table are valid for $T_A = -40°C$ to $85°C$ and $V_{CC} = 4.0V$ to $5.5V$, unless otherwise noted.

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Condition</th>
<th>Min</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{IL}$</td>
<td>Input Low Voltage (Except EA)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$V_{IL1}$</td>
<td>Input Low Voltage (EA)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$V_{IH}$</td>
<td>Input High Voltage (Except XTAL1, RST)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$V_{IH1}$</td>
<td>Input High Voltage (XTAL1, RST)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$V_{OL}$</td>
<td>Output Low Voltage (Ports 1, 2, 3) $I_{OL} = 1.6 mA$</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$V_{OL1}$</td>
<td>Output Low Voltage (Port 0, ALE, PSEN) $I_{OL} = 3.2 mA$</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$V_{OH}$</td>
<td>Output High Voltage (Ports 1, 2, 3, ALE, PSEN) $I_{OH} = -60 \mu A, V_{CC} = 5V \pm 10%$</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$V_{OH1}$</td>
<td>Output High Voltage (Port 0 in External Bus Mode) $I_{OH} = -800 \mu A, V_{CC} = 5V \pm 10%$</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$I_{IL}$</td>
<td>Logical 0 Input Current (Ports 1, 2, 3) $V_{IN} = 0.45V$</td>
<td></td>
<td>-50</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$I_{TL}$</td>
<td>Logical 1 to 0 Transition Current (Ports 1, 2, 3) $V_{IN} = 2V, V_{CC} = 5V \pm 10%$</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$I_{LI}$</td>
<td>Input Leakage Current (Port 0, EA) $0.45 &lt; V_{IN} &lt; V_{CC}$</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RRST</td>
<td>Reset Pulldown Resistor</td>
<td>50</td>
<td>300</td>
<td>KΩ</td>
<td></td>
</tr>
<tr>
<td>$C_{IO}$</td>
<td>Pin Capacitance</td>
<td>Test Freq. = 1 MHz, $T_A = 25°C$</td>
<td></td>
<td>10</td>
<td>pF</td>
</tr>
<tr>
<td>$I_{CC}$</td>
<td>Power Supply Current</td>
<td>Active Mode, 12 MHz</td>
<td></td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Idle Mode, 12 MHz</td>
<td></td>
<td></td>
<td>mA</td>
</tr>
</tbody>
</table>

Notes:
1. Under steady state (non-transient) conditions, $I_{OL}$ must be externally limited as follows:
   - Maximum $I_{OL}$ per port pin: 10 mA
   - Maximum $I_{OL}$ per 8-bit port:
     - Port 0: 26 mA
     - Ports 1, 2, 3: 15 mA
   - Maximum total $I_{OL}$ for all output pins: 71 mA
   - If $I_{OL}$ exceeds the test condition, $V_{OL}$ may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.
2. Minimum $V_{CC}$ for Power-down is 2V.
AC Characteristics

Under operating conditions, load capacitance for Port 0, ALE/PROG, and PSEN = 100 pF; load capacitance for all other outputs = 80 pF.

External Program and Data Memory Characteristics

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>12 MHz Oscillator</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Min</td>
<td>Max</td>
</tr>
<tr>
<td>t1/tCLCL</td>
<td>Oscillator Frequency</td>
<td></td>
</tr>
<tr>
<td>tCLLL</td>
<td>ALE Pulse Width</td>
<td>ns</td>
</tr>
<tr>
<td>tAVLL</td>
<td>Address Valid to ALE Low</td>
<td>ns</td>
</tr>
<tr>
<td>tLLAX</td>
<td>Address Hold After ALE Low</td>
<td>ns</td>
</tr>
<tr>
<td>tLLIV</td>
<td>ALE Low to Valid Instruction In</td>
<td>ns</td>
</tr>
<tr>
<td>tLLPL</td>
<td>ALE Low to PSEN Low</td>
<td>ns</td>
</tr>
<tr>
<td>tPLPH</td>
<td>PSEN Pulse Width</td>
<td>ns</td>
</tr>
<tr>
<td>tPLIV</td>
<td>PSEN Low to Valid Instruction In</td>
<td>ns</td>
</tr>
<tr>
<td>tPXIX</td>
<td>Input Instruction Hold After PSEN</td>
<td>ns</td>
</tr>
<tr>
<td>tPXIZ</td>
<td>Input Instruction Float After PSEN</td>
<td>ns</td>
</tr>
<tr>
<td>tPXAV</td>
<td>PSEN to Address Valid</td>
<td>ns</td>
</tr>
<tr>
<td>tAVIV</td>
<td>Address to Valid Instruction In</td>
<td>ns</td>
</tr>
<tr>
<td>tPLAZ</td>
<td>PSEN Low to Address Float</td>
<td>ns</td>
</tr>
<tr>
<td>tRLRH</td>
<td>RD Pulse Width</td>
<td>ns</td>
</tr>
<tr>
<td>tWLWH</td>
<td>WR Pulse Width</td>
<td>ns</td>
</tr>
<tr>
<td>tRLDV</td>
<td>RD Low to Valid Data In</td>
<td>ns</td>
</tr>
<tr>
<td>tRDUX</td>
<td>Data Hold After RD</td>
<td>ns</td>
</tr>
<tr>
<td>tRHZD</td>
<td>Data Float After RD</td>
<td>ns</td>
</tr>
<tr>
<td>tLLDV</td>
<td>ALE Low to Valid Data In</td>
<td>ns</td>
</tr>
<tr>
<td>tAVDV</td>
<td>Address to Valid Data In</td>
<td>ns</td>
</tr>
<tr>
<td>tLLWL</td>
<td>ALE Low to RD or WR Low</td>
<td>ns</td>
</tr>
<tr>
<td>tAVWL</td>
<td>Address to RD or WR Low</td>
<td>ns</td>
</tr>
<tr>
<td>tGVWX</td>
<td>Data Valid to WR Transition</td>
<td>ns</td>
</tr>
<tr>
<td>tGVWH</td>
<td>Data Valid to WR High</td>
<td>ns</td>
</tr>
<tr>
<td>tWHQX</td>
<td>Data Hold After WR</td>
<td>ns</td>
</tr>
<tr>
<td>tRLAZ</td>
<td>RD Low to Address Float</td>
<td>ns</td>
</tr>
<tr>
<td>tWHLH</td>
<td>RD or WR High to ALE High</td>
<td>ns</td>
</tr>
</tbody>
</table>
External Program Memory Read Cycle

External Data Memory Read Cycle
External Data Memory Write Cycle

![External Data Memory Write Cycle Diagram]

External Clock Drive Waveforms

![External Clock Drive Waveforms Diagram]

External Clock Drive

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>$t_{CLCL}$</td>
<td>Oscillator Frequency</td>
<td>0</td>
<td>33</td>
<td>MHz</td>
</tr>
<tr>
<td>$t_{CLCL}$</td>
<td>Clock Period</td>
<td>30</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>$t_{CHCX}$</td>
<td>High Time</td>
<td>12</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>$t_{CLCX}$</td>
<td>Low Time</td>
<td>12</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>$t_{CLCH}$</td>
<td>Rise Time</td>
<td>5</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>$t_{CHCL}$</td>
<td>Fall Time</td>
<td>5</td>
<td></td>
<td>ns</td>
</tr>
</tbody>
</table>
Serial Port Timing: Shift Register Mode Test Conditions

The values in this table are valid for \( V_{CC} = 4.0V \) to 5.5V and Load Capacitance = 80 pF.

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>12 MHz Osc</th>
<th>Variable Oscillator</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Min</td>
<td>Max</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Min</td>
<td>Max</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Units</td>
<td>µs</td>
</tr>
<tr>
<td>( t_{XLXl} )</td>
<td>Serial Port Clock Cycle Time</td>
<td>1.0</td>
<td>12( t_{CLCL} )</td>
</tr>
<tr>
<td>( t_{QVXH} )</td>
<td>Output Data Setup to Clock Rising Edge</td>
<td>700</td>
<td>10( t_{CLCL} ) -133</td>
</tr>
<tr>
<td>( t_{XHDV} )</td>
<td>Output Data Hold After Clock Rising Edge</td>
<td>50</td>
<td>2( t_{CLCL} ) -80</td>
</tr>
<tr>
<td>( t_{XHDV} )</td>
<td>Input Data Hold After Clock Rising Edge</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>( t_{XHDV} )</td>
<td>Clock Rising Edge to Input Data Valid</td>
<td>700</td>
<td>10( t_{CLCL} ) -133</td>
</tr>
</tbody>
</table>

Shift Register Mode Timing Waveforms

AC Testing Input/Output Waveforms\(^{(1)}\)

Note: 1. AC Inputs during testing are driven at \( V_{CC} - 0.5V \) for a logic 1 and 0.45V for a logic 0. Timing measurements are made at \( V_{IH} \) min. for a logic 1 and \( V_{IL} \) max. for a logic 0.

Float Waveforms\(^{(1)}\)

Note: 1. For timing purposes, a port pin is no longer floating when a 100 mV change from load voltage occurs. A port pin begins to float when a 100 mV change from the loaded \( V_{OH} / V_{OL} \) level occurs.
## Ordering Information

<table>
<thead>
<tr>
<th>Speed (MHz)</th>
<th>Power Supply</th>
<th>Ordering Code</th>
<th>Package</th>
<th>Operation Range</th>
</tr>
</thead>
<tbody>
<tr>
<td>24</td>
<td>4.0V to 5.5V</td>
<td>AT89S51-24AC, AT89S51-24JC, AT89S51-24PC</td>
<td>44A, 44J, 40P6</td>
<td>Commercial (0°C to 70°C)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>AT89S51-24AI, AT89S51-24JI, AT89S51-24PI</td>
<td>44A, 44J, 40P6</td>
<td>Industrial (-40°C to 85°C)</td>
</tr>
<tr>
<td>33</td>
<td>4.5V to 5.5V</td>
<td>AT89S51-33AC, AT89S51-33JC, AT89S51-33PC</td>
<td>44A, 44J, 40P6</td>
<td>Commercial (0°C to 70°C)</td>
</tr>
</tbody>
</table>

= Preliminary Availability

## Package Type

<table>
<thead>
<tr>
<th>Package Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>44A</td>
<td>44-lead, Thin Plastic Gull Wing Quad Flatpack (TQFP)</td>
</tr>
<tr>
<td>44J</td>
<td>44-lead, Plastic J-leaded Chip Carrier (PLCC)</td>
</tr>
<tr>
<td>40P6</td>
<td>40-pin, 0.600&quot; Wide, Plastic Dual Inline Package (PDIP)</td>
</tr>
</tbody>
</table>
Packaging Information

**44A**, 44-lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP)
Dimensions in Millimeters and (Inches)*

![Diagram of 44A package]

**44J**, 44-lead, Plastic J-leded Chip Carrier (PLCC)
Dimensions in Inches and (Millimeters)

![Diagram of 44J package]

*Controlling dimension: millimeters

**40P6**, 40-pin, 0.600" Wide, Plastic Dual Inline Package (PDIP)
Dimensions in Inches and (Millimeters)
JEDEC STANDARD MS-011 AC

![Diagram of 40P6 package]
db0 equ p2.0
db1 equ p2.1
db2 equ p2.2
db3 equ p2.3
db4 equ p2.4
db5 equ p2.5
db6 equ p2.6
db7 equ p2.7

en equ p1.2
rs equ p1.0
rw equ p1.1
data equ p2

org 0h

mulai:
call delay_1
lcall init_lcd
lcall clear_lcd
mov a,#'p'
lcall write
mov a,#'h'
lcall write
mov a,#'l'
lcall write
mov a,#'i'
lcall write
mov a,#'p'
lcall write

enter: jnb p0.1,enter
call clear_lcd
mov p1,#00h
key1: jnb p0.1,key1
    mov a,p1
call write
    mov 16,a
    nop
key2: jnb p0.2,key2
    mov a,p1
call write
    mov 17,a
    nop
key3: jnb p0.3,key3
mov a, p1
call write
mov 18, a
nop
key4: jnb p0.4, key4
   mov a, p1
call write
mov 19, a
nop
key5: jnb p0.5, key5
   mov a, p1
call write
mov 20, a
nop
input: jnb p0.1, input
mov a, 16
call outchr
call delay_1
mov a, 17
call outchr
call delay_1
mov a, 18
call outchr
call delay_1
mov a, 19
call outchr
call delay_1
mov a, 20
call outchr
call delay_1
nop
call inchar
mov r0, 16
cjne a, r0, awal
sjmp two:
two: call inchar
   mov r0, 17
cjne a, r0, awal
sjmp three
three: call inchar
   mov r0, 18
cjne a, r0, awal
sjmp four
four: call inchar
   mov r0, 19
cjne a, r0, awal
sjmp five

five:
    call inchar
    mov r0,20
    cjne a,r0,awal
    sjmp benar

benar:
    call delay_1
    lcall init_lcd
    lcall clear_lcd
    mov a,#'m'
    lcall write
    mov a,#'a'
    lcall write
    mov a,#'s'
    lcall write
    mov a,#'u'
    lcall write
    mov a,#'k'
    lcall write
    mov a,#'a'
    lcall write
    mov a,#'n'
    lcall write
    lcall clear_lcd

key1: jnb p0.1,key1
    mov a,p1
    call write
    mov 16,a
    nop

key2: jnb p0.2,key2
    mov a,p1
    call write
    mov 17,a
    nop

key3: jnb p0.3,key3
    mov a,p1
    call write
    mov 18,a
    nop

key4: jnb p0.4,key4
    mov a,p1
    call write
    mov 19,a
    nop

key5: jnb p0.5,key5
    mov a,p1
    call write
mov 20,a
nop
input1: jnb p0.1,input1
mov a,16
call outchr
call delay_1
mov a,17
call outchr
call delay_1
mov a,18
call outchr
call delay_1
mov a,19
call outchr
call delay_1
mov a,20
call outchr
call delay_1
nop
ajmp mulai

inchar:
    jnb ri,inchar
    clr ri
    mov a,sbuf
    ret
awal: ajmp mulai
write:    setb rs
    mov data,a
    setb en
    clr en
    call delay
    ret

clear_lcd:
    clr rs
    mov data,#01h
    setb en
    clr en
    call delay
    ret

init_lcd:
clr rs
mov data,#38h
setb en
    clr en
lcall delay
clr rs
call delay_1
clr rs
mov data,#38h
setb en
clr en
lcall delay
clr rs
call delay_1
mov data,#0eh
setb en
clr en
lcall delay
clr rs
mov data,#06h
setb en
clr en
lcall delay
ret

time:
mov tmod,#20h
mov TH1,#0f4h
setb TR1
mov scon,#52h
ret

outchr:
    jnb ti,outchr
mov sbuf,a
clr ti
ret

delay:  clr en
        clr rs
        setb rw
        setb en
mov a, data
jb acc. 7, delay
clr en
clr rw
ret
delay_1:
    mov r0, #20h
dly0:  mov r1, #20h
dly1:  mov r2, #20h
dly2:  djnz r2, dly2
djnz r1, dly1
djnz r0, dly0
ret
unit AfComPort;

interface

uses
  Windows, Messages, SysUtils, Classes, Graphics, Controls, Forms, Dialogs,
  AfComPortCore, AfSafeSync, AfDataDispatcher;

type
  TAfBaudrate = (br110, br300, br600, br1200, br2400, br4800, br9600, br14400,
    br19200, br38400, br56000, br57600, br115200, br128000, br256000, brUser);
  TAfParity = (paNone, paOdd, paEven, paMark, paSpace);
  TAfDatabits = (db4, db5, db6, db7, db8);
  TAfStopbits = (sbOne, sbOneAndHalf, sbTwo);
  TAfFlowControl = (fwNone, fwXOnXOff, fwRtsCts, fwDtrDsr);

  TAfComOption = (coParityCheck, coDsrSensitivity, coIgnoreXOff, coErrorChar,
    coStripNull);
  TAfComOptions = set of TAfComOption;

EAfComPortError = class(Exception);

T AfComPortEventKind = TAfCoreEvent;

T AfComPortEventData = DWORD;

T AfCPTCoreEvent = procedure(Sender: TObject; EventKind: TAfComPortEventKind;
  Data: T AfComPortEventData) of object;

T AfCPTErrorEvent = procedure(Sender: TObject; Errors: DWORD) of object;

T AfCPTDataReceivedEvent = procedure(Sender: TObject; Count: Integer) of object;

T AfCustomSerialPort = class(T AfDataDispConnComponent)
  private
    FAutoOpen: Boolean;
    FBaudRate: TAfBaudrate;
    FClosing: Boolean;
    FCoreComPort: TAfComPortCore;
    FDatabits: TAfDatabits;
    FDDCB: TDCB;
    FDTR: Boolean;
    FEventThreadPriority: TThreadPriority;
    FFlowControl: TAfFlowControl;
    FINBufSize: Integer;
    FOptions: TAfComOptions;

A - 7
A - 8

FOutBufSize: Integer;
FParity: TAfParity;
FRTS: Boolean;
FStopbits: TAfStopbits;
FSyncID: TAfSyncSlotID;
FUserBaudRate: Integer;
FXOnChar, FXOffChar: Char;
FXOnLim, FXOffLim: Word;
FOnCTSChanged: TNotifyEvent;
FOnDataRecived: TAfCPTDataReceivedEvent;
FOnDSRChanged: TNotifyEvent;
FOnRLSDChanged: TNotifyEvent;
FOnRINGDetected: TNotifyEvent;
FOnLineError: TAfCPTErrorEvent;
FOnOutBufFree: TNotifyEvent;
FOnNonSyncEvent: TAfCPTCoreEvent;
FOnPortClose: TNotifyEvent;
FOnPortOpen: TNotifyEvent;
FOnSyncEvent: TAfCPTCoreEvent;
Sync_Event: TAfComPortEventKind;
Sync_Data: TAfComPortEventData;
FWriteThreadPriority: TThreadPriority;
procedure CheckClose;
procedure CoreComPortEvent(Sender: TAfComPortCore; EventKind: TAfCoreEvent; Data: DWORD);
function GetActive: Boolean;
function GetComStat(Index: Integer): Boolean;
function GetHandle: THandle;
function GetModemStatus(Index: Integer): Boolean;
function IsUserBaudRateStored: Boolean;
procedure SafeSyncEvent(ID: TAfSyncSlotID);
procedure Set_DTR(const Value: Boolean);
procedure Set_RTS(const Value: Boolean);
procedure SetActive(const Value: Boolean);
procedure SetBaudRate(const Value: TAfBaudrate);
procedure SetDCB(const Value: TDCB);
procedure SetDatabits(const Value: TAfDatabits);
procedure SetEventThreadPriority(const Value: TThreadPriority);
procedure SetFlowControl(const Value: TAfFlowControl);
procedure SetInBufSize(const Value: Integer);
procedure SetStopbits(const Value: TAfStopbits);
procedure SetOptions(const Value: TAfComOptions);
procedure SetOutBufSize(const Value: Integer);
procedure SetParity(const Value: TAfParity);
procedure SetUserBaudRate(const Value: Integer);
procedure SetWriteThreadPriority(const Value: TThreadPriority);
procedure SetXOnChar(const Value: Char);
procedure SetXOnLim(const Value: Word);
procedure SetXOffChar(const Value: Char);
procedure SetXOffLim(const Value: Word);
procedure UpdateDCB;
procedure UpdateOnOffLimit;
protected
procedure DispatchComEvent(EventKind: TAfComPortEventKind; Data: TAfComPortEventData);
procedure DoOutBufFree;
procedure DoPortData(Count: Integer);
procedure DoPortEvent(Event: DWORD);
procedure DoPortClose;
procedure DoPortOpen;
function GetNumericBaudrate: Integer;
procedure InternalOpen; dynamic; abstract;
procedure Loaded; override;
procedure RaiseError(const ErrorMsg: String); dynamic;
property AutoOpen: Boolean read FAutoOpen write FAutoOpen default False;
property BaudRate: TAfBaudrate read FBaudRate write SetBaudRate default br115200;
property Core: TAfComPortCore read FCoreComPort;
property Databits: TAfDatabits read FDatabits write SetDatabits default db8;
property DTR: Boolean read FDTR write Set_DTR default True;
property EventThreadPriority: TThreadPriority read FEventThreadPriority write SetEventThreadPriority default tpNormal;
property FlowControl: TAfFlowControl read FFlowControl write SetFlowControl default fwNone;
property InBufSize: Integer read FInBufSize write SetInBufSize default 4096;
property Options: TAfComOptions read FOptions write SetOptions default [];
property OutBufSize: Integer read FOutBufSize write SetOutBufSize default 2048;
property Parity: TAfParity read FParity write SetParity default paNone;
property RTS: Boolean read FRTS write Set_RTS default True;
property Stopbits: TAfStopbits read FStopbits write SetStopbits default sbOne;
property UserBaudRate: Integer read FUserBaudRate write SetUserBaudRate stored IsUserBaudRateStored;
property WriteThreadPriority: TThreadPriority read FWriteThreadPriority write SetWriteThreadPriority default tpHighest;
property XOnChar: Char read FXOnChar write SetXOnChar default #17;
property XOffChar: Char read FXOffChar write SetXOffChar default #19;
property XOnLim: Word read FXOnLim write SetXOnLim default 0;
property XOffLim: Word read FXOffLim write SetXOffLim default 0;
property OnCTSChanged: TNotifyEvent read FOnCTSChanged write FOnCTSChanged;
property OnDataRecived: TAfCPTDataReceivedEvent read FOnDataRecived write FOnDataRecived;
property OnDSRChanged: TNotifyEvent read FOnDSRChanged write FOnDSRChanged;
property OnRLSDChanged: TNotifyEvent read FOnRLSDChanged write FOnRLSDChanged;
property OnRINGDetected: TNotifyEvent read FOnRINGDetected write FOnRINGDetected;
property OnLineError: TAfCPTErrorEvent read FOnLineError write FOnLineError;
property OnNonSyncEvent: TAfCPTCoreEvent read FOnNonSyncEvent write FOnNonSyncEvent;
property OnOutBufFree: TNotifyEvent read FOnOutBufFree write FOnOutBufFree;
property OnPortClose: TNotifyEvent read FOnPortClose write FOnPortClose;
property OnPortOpen: TNotifyEvent read FOnPortOpen write FOnPortOpen;
property OnSyncEvent: TAfCPTCoreEvent read FOnSyncEvent write FOnSyncEvent;
public
procedure Close; override;
constructor Create(AOwner: TComponent); override;
destructor Destroy; override;
function ExecuteConfigDialog: Boolean; dynamic; abstract;
function InBufUsed: Integer;
procedure Open; override;
function OutBufFree: Integer;
function OutBufUsed: Integer;
procedure PurgeRX;
procedure PurgeTX;
function ReadChar: Char;
procedure ReadData(var Buf; Size: Integer);
function ReadString: String;
function SynchronizeEvent(EventKind: TAfComPortEventKind; Data: TAfComPortEventData; Timeout: Integer): Boolean;
procedure WriteChar(C: Char);
procedure WriteData(const Data; Size: Integer); override;
procedure WriteString(const S: String);
property Active: Boolean read GetActive write SetActive;
property DCB: TDCB read FDCB write SetDCB;
property Handle: THandle read GetHandle;
property CTSHold: Boolean index 1 read GetComStat;
property DSRHold: Boolean index 2 read GetComStat;
property RLSDHold: Boolean index 3 read GetComStat;
property XOffHold: Boolean index 4 read GetComStat;
property XOffSent: Boolean index 5 read GetComStat;
property CTS: Boolean index 1 read GetModemStatus;
property DSR: Boolean index 2 read GetModemStatus;
property RING: Boolean index 3 read GetModemStatus;
property RLSD: Boolean index 4 read GetModemStatus;
end;
TAfCustomComPort = class(TAfCustomSerialPort)
private
  FComNumber: Word;
  procedure SetComNumber(const Value: Word);
protected
  property ComNumber: Word read FComNumber write SetComNumber default 0;
  procedure InternalOpen; override;
  function GetDeviceName: String;
public
  function ExecuteConfigDialog: Boolean; override;
  procedure SetDefaultParameters;
  function SettingsStr: String;
end;

TAfComPort = class(TAfCustomComPort)
public
  property Core;
published
  property AutoOpen;
  property BaudRate;
  property ComNumber;
  property Databits;
  property DTR;
  property EventThreadPriority;
  property FlowControl;
  property InBufSize;
  property Options;
  property OutBufSize;
  property Parity;
  property RTS;
  property Stopbits;
  property UserBaudRate;
  property WriteThreadPriority;
  property XOnChar;
  property XOffChar;
  property XOnLim;
  property XOffLim;
  property OnCTSChanged;
  property OnDataRecived;
  property OnDSRChanged;
  property OnLineError;
  property OnNonSyncEvent;
  property OnOutBufFree;
  property OnPortClose;
  property OnPortOpen;
  property OnRINGDetected;
property OnRLSDChanged;
property OnSyncEvent;
end;

implementation

resourcestring
  sErrorSetDCB = 'Error setting parameters from DCB';
  sPortIsNotClosed = 'Port is not closed';
  sReadError = 'Read data error';
  sWriteError = 'Write data error [requested: %d, free: %d]';

const
  DCB_BaudRates: array[TAfBaudRate] of DWORD =
    (CBR_110, CBR_300, CBR_600, CBR_1200, CBR_2400, CBR_4800, CBR_9600,
    CBR_14400, CBR_19200, CBR_38400, CBR_56000, CBR_57600, CBR_115200,
    CBR_128000, CBR_256000, 0);
  DCB_DataBits: array[TAfDatabits] of DWORD =
    (4, 5, 6, 7, 8);
  DCB_Parity: array[TAfParity] of DWORD =
    (NOPARITY, ODDPARITY, EVENPARITY, MARKPARITY, SPACEPARITY);
  DCB_StopBits: array[TAfStopbits] of DWORD =
    (ONESTOPBIT, ONE5STOPBITS, TWOSTOPBITS);
  DCB_FlowControl: array[TAfFlowControl] of DWORD =
    (0, fOutX or fInX,
    fOutxCtsFlow or fRtsControlHandshake,
    fOutxDsrFlow or fDtrControlHandshake);
  DCB_ComOptions: array[TAfComOption] of LongInt =
    (fParity, fDsrSensitivity, fTXContinueOnXoff, fErrorChar, fNull);

{ TAfCustomSerialPort }

procedure TAfCustomSerialPort.CheckClose;
begin
  if Active then
    RaiseError(sPortIsNotClosed);
end;

procedure TAfCustomSerialPort.Close;
begin
  FClosing := True;
  inherited Close;
  if not (csDesigning in ComponentState) then
  begin
    AfEnableSyncSlot(FSyncID, False);
  end;
end;
FCoreComPort.CloseComPort;
 DoPortClose;
end;
FClosing := False;
end;

procedure TAfCustomSerialPort.CoreComPortEvent(Sender: TAfComPortCore;
 EventKind: TAfCoreEvent; Data: DWORD);
var
 P: Pointer;
 Count: Integer;
 NeedCallSyncEvents: Boolean;
begin
 if FClosing or (csDestroying in ComponentState) then Exit;
 NeedCallSyncEvents := True;
 if EventKind = ceException then
  SynchronizeEvent(EventKind, Data, AfSynchronizeTimeout)
 else
begin
 if Assigned(FDispatcher) then
  case TAfComPortEventKind(EventKind) of
   ceLineEvent:
    if Data and EV_RXCHAR <> 0 then
     begin
      if Data and (not EV_RXCHAR) = 0 then
       NeedCallSyncEvents := False            Count := InBufUsed;
      GetMem(P, Count);
      try
       ReadData(P^, Count);
      FDispatcher.Dispatcher_WriteTo(P^, Count);
      finally
       FreeMem(P);
      end;
     end;
   end;
   ceNeedReadData:
    begin
     NeedCallSyncEvents := False;
     Count := Data;
     GetMem(P, Count);
     try
      ReadData(P^, Count);
     FDispatcher.Dispatcher_WriteTo(P^, Count);
     finally
      FreeMem(P);
     end;
    end;
  end;
end;
ceOutFree:
    begin
        NeedCallSyncEvents := Assigned(FOnOutBufFree); // some kind of optimization
        FDispatcher.Dispatcher_WriteBufFree;
    end;
end;
if Assigned(FOnNonSyncEvent) then
    FOnNonSyncEvent(Self, EventKind, Data)
else
    if NeedCallSyncEvents then SynchronizeEvent(EventKind, Data, AfSynchronizeTimeout);
end;
end;

constructor TAfCustomSerialPort.Create(AOwner: TComponent);
begin
    inherited Create(AOwner);
    FBaudRate := br115200;
    FDatabits := db8;
    FDTR := True;
    FEventThreadPriority := tpNormal;
    FFlowControl := fwNone;
    FInBufSize := 4096;
    FOptions := [];
    FOutBufSize := 2048;
    FParity := paNone;
    FRTS := True;
    FStopbits := sbOne;
    FWriteThreadPriority := tpHighest;
    FXOnChar := #17;
    FXOffChar := #19;
    if not (csDesigning in ComponentState) then
        begin
            FSsyncID := AfNewSyncSlot(SafeSyncEvent);
            FCoreComPort := TAfComPortCore.Create;
            FCoreComPort.OnPortEvent := CoreComPortEvent;
            UpdateDCB;
        end;
end;

destructor TAfCustomSerialPort.Destroy;
begin
    if not (csDesigning in ComponentState) then
        begin
            AfReleaseSyncSlot(FSyncID);
            FCoreComPort.Free;
        end;
end;
FCoreComPort := nil;
end;
inherited Destroy;
end;

procedure TAfCustomSerialPort.DispatchComEvent(EventKind: TAfComPortEventKind; Data: TAfComPortEventData);
begin
  if FClosing or (csDestroying in ComponentState) then Exit;
  if Assigned(FOnSyncEvent) then FOnSyncEvent(Self, EventKind, Data);
  case EventKind of
    ceLineEvent:
      begin
        if Data and EV_RXCHAR <> 0 then
          DoPortData(FCoreComPort.ComStatus.cbInQue);
        DoPortEvent(Data);
      end;
    ceOutFree:
      DoOutBufFree;
    ceNeedReadData:
      DoPortData(Data);
    ceException:
      raise Exception(Data);
  end;
end;

procedure TAfCustomSerialPort.DoOutBufFree;
begin
  if Assigned(FOnOutBufFree) then FOnOutBufFree(Self);
end;

procedure TAfCustomSerialPort.DoPortClose;
begin
  if Assigned(FOnPortClose) then FOnPortClose(Self);
end;

procedure TAfCustomSerialPort.DoPortData(Count: Integer);
begin
  if Assigned(FOnDataRecived) then FOnDataRecived(Self, Count);
end;

procedure TAfCustomSerialPort.DoPortEvent(Event: DWORD);
var
  LastError: DWORD;
begin
  LastError := FCoreComPort.ComError;
end;
if (Event and EV_ERR <> 0) {or (LastError <> 0)} then begin
  if Assigned(FOnLineError) then FOnLineError(Self, LastError);
end;
if (Event and EV_CTS <> 0) and Assigned(FOnCTSChanged) then
  FOnCTSChanged(Self);
if (Event and EV_DSR <> 0) and Assigned(FOnDSRChanged) then
  FOnDSRChanged(Self);
if (Event and EV_RING <> 0) and Assigned(FOnRINGDetected) then
  FOnRINGDetected(Self);
if (Event and EV_RLSD <> 0) and Assigned(FOnRLSDChanged) then
  FOnRLSDChanged(Self);
end;

procedure TAfCustomSerialPort.DoPortOpen;
begin
  if Assigned(FOnPortOpen) then FOnPortOpen(Self);
end;

function TAfCustomSerialPort.GetActive: Boolean;
begin
  Result := Assigned(FCoreComPort) and FCoreComPort.IsOpen;
end;

function TAfCustomSerialPort.GetComStat(Index: Integer): Boolean;
const
  Mask: array[1..4] of DWORD = (MS_CTS_ON, MS_DSR_ON, MS_RING_ON,
  MS_RLSD_ON);
begin
  Result := FCoreComPort.ModemStatus and Mask[Index] <> 0;
end;

function TAfCustomSerialPort.GetHandle: THandle;
begin
  Result := FCoreComPort.Handle;
end;

function TAfCustomSerialPort.GetModemStatus(Index: Integer): Boolean;
begin
  Result := FCoreComPort.ModemStatus and Mask[Index] <> 0;
end;

function TAfCustomSerialPort.GetNumericBaudrate: Integer;
begin
  if FBaudRate = brUser then
    Result := FUserBaudRate
else
  Result := DCB_BaudRates[FBaudRate];
end;

function TAfCustomSerialPort.InBufUsed: Integer;
begin
  Result := FCoreComPort.ComStatus.cbInQue;
end;

function TAfCustomSerialPort.IsUserBaudRateStored: Boolean;
begin
  Result := FBaudRate = brUser;
end;

procedure TAfCustomSerialPort.Loaded;
begin
  inherited Loaded;
  if FAutoOpen then Open else UpdateDCB;
end;

procedure TAfCustomSerialPort.Open;
begin
  if not ((csDesigning in ComponentState) or FCoreComPort.IsOpen) then
  begin
    AfEnableSyncSlot(FSyncID, True);
    FCoreComPort.DCB := FDCB;
    FCoreComPort.InBuffSize := FInBufSize;
    FCoreComPort.OutBuffSize := FOutBufSize;
    FCoreComPort.EventThreadPriority := FEventThreadPriority;
    FCoreComPort.WriteThreadPriority := FWriteThreadPriority;
    FClosing := False;
    InternalOpen;
    DoPortOpen;
  end;
  inherited Open;
end;

function TAfCustomSerialPort.OutBufFree: Integer;
begin
  Result := FCoreComPort.OutBuffFree;
end;

function TAfCustomSerialPort.OutBufUsed: Integer;
begin
  Result := FCoreComPort.OutBuffUsed;
end;
procedure TAfCustomSerialPort.PurgeRX;
begin
  if not FClosing then FCoreComPort.PurgeRX;
end;

procedure TAfCustomSerialPort.PurgeTX;
begin
  if not FClosing then FCoreComPort.PurgeTX;
end;

procedure TAfCustomSerialPort.RaiseError(const ErrorMsg: String);
begin
  raise EAfComPortError.CreateFmt('%s - %s ', [ErrorMsg, Name]);
end;

function TAfCustomSerialPort.ReadChar: Char;
begin
  ReadData(Result, Sizeof(Result));
end;

procedure TAfCustomSerialPort.ReadData(var Buf; Size: Integer);
begin
  if FClosing then Exit;
  if FCoreComPort.ReadData(Buf, Size) <> Size then
    RaiseError(sReadError);
end;

function TAfCustomSerialPort.ReadString: String;
var
  Size: Integer;
begin
  if FClosing then
    Result := ''
  else
  begin
    Size := FCoreComPort.ComStatus.cbInQue;
    SetLength(Result, Size);
    FCoreComPort.ReadData(Pointer(Result)^, Size);
  end;
end;

procedure TAfCustomSerialPort.SafeSyncEvent(ID: TAfSyncSlotID);
begin
  if not FClosing {Active} then DispatchComEvent(Sync_Event, Sync_Data);
end;
procedure TAfCustomSerialPort.SetActive(const Value: Boolean);
begin
  if Value then Open else Close;
end;

procedure TAfCustomSerialPort.SetBaudRate(const Value: TAfBaudrate);
begin
  if FBaudRate <> Value then
  begin
    FBaudRate := Value;
    if FBaudRate <> brUser then FUserBaudRate := 0;
    UpdateDCB;
  end;
end;

procedure TAfCustomSerialPort.SetDatabits(const Value: TAfDatabits);
begin
  if FDatabits <> Value then
  begin
    FDatabits := Value;
    UpdateDCB;
  end;
end;

procedure TAfCustomSerialPort.SetDCB(const Value: TDCB);
var
  QBaudRate: TAfBaudrate;
  QDataBits: TAfDatabits;
  QParity: TAfParity;
  QStopBits: TAfStopbits;
  QFlowControl: TAfFlowControl;
  QOptions: TAfComOption;
  Found: Boolean;
begin
  if Value.DCBlength <> Sizeof(TDCB) then
    RaiseError(sErrorSetDCB);
  FDCB := Value;
  Found := False;
  for QBaudRate := Low(QBaudRate) to High(QBaudRate) do
    if FDCB.BaudRate = DCB_BaudRates[QBaudRate] then
    begin
      Found := True;
      FBaudRate := QBaudRate;
      Break;
    end;
end;
if not Found then
begin
  FBaudRate := brUser;
  FUserBaudRate := FDCB.BaudRate;
end;

Found := False;
for QDataBits := Low(QDataBits) to High(QDataBits) do
  if FDCB.ByteSize = DCB_DataBits[QDataBits] then
    begin
      Found := True;
      FDatabits := QDataBits;
      Break;
    end;
  if not Found then FDatabits := db8;

Found := False;
for QParity := Low(QParity) to High(QParity) do
  if FDCB.Parity = DCB_Parity[QParity] then
    begin
      Found := True;
      FParity := QParity;
      Break;
    end;
  if not Found then FParity := paNone;

Found := False;
for QStopBits := Low(QStopBits) to High(QStopBits) do
  if FDCB.StopBits = DCB_StopBits[QStopBits] then
    begin
      Found := True;
      FStopbits := QStopBits;
      Break;
    end;
  if not Found then FStopbits := sbOne;

Found := False;
for QFlowControl := High(QFlowControl) downto Low(QFlowControl) do
  if FDCB.Flags and DCB_FlowControl[QFlowControl] =
     DCB_FlowControl[QFlowControl] then
    begin
      Found := True;
      FFlowControl := QFlowControl;
      Break;
    end;
  if not Found then FFlowControl := fwNone;
FOptions := []; for QOptions := Low(QOptions) to High(QOptions) do
  if FDCB.Flags and DCB_ComOptions[QOptions] <> 0 then
    Include(FOptions, QOptions);
  FXOnChar := FDCB.XonChar;
  FXOffChar := FDCB.XoffChar;
  FXOnLim := FDCB.XonLim;
  FXOffLim := FDCB.XoffLim;

  UpdateDCB;
end;

procedure TAfCustomSerialPort.Set_DTR(const Value: Boolean);
const
  ESC_DTR: array[Boolean] of DWORD = (CLRDTR, SETDTR);
begin
  if FDTR <> Value then
  begin
    if Assigned(FCoreComPort) then FCoreComPort.EscapeComm(ESC_DTR[Value]);
    FDTR := Value;
  end;
end;

procedure TAfCustomSerialPort.SetEventThreadPriority(const Value: TThreadPriority);
begin
  if FEventThreadPriority <> Value then
  begin
    FEventThreadPriority := Value;
  end;
end;

procedure TAfCustomSerialPort.SetFlowControl(const Value: TAfFlowControl);
begin
  if (FFlowControl <> Value) then
  begin
    FFlowControl := Value;
    UpdateOnOffLimit;
    UpdateDCB;
  end;
end;

procedure TAfCustomSerialPort.SetInBufSize(const Value: Integer);
begin
  if FInBufSize <> Value then
  begin
    FInBufSize := Value;
    .......
  end;
end;
procedure TAfCustomSerialPort.SetOptions(const Value: TAfComOptions);
begin
  if FOptions <> Value then
  begin
    FOptions := Value;
    UpdateDCB;
  end;
end;

procedure TAfCustomSerialPort.SetOutBufSize(const Value: Integer);
begin
  if FOutBufSize <> Value then
  begin
    CheckClose;
    FOutBufSize := Value;
  end;
end;

procedure TAfCustomSerialPort.SetParity(const Value: TAfParity);
begin
  if FParity <> Value then
  begin
    FParity := Value;
    UpdateDCB;
  end;
end;

procedure TAfCustomSerialPort.Set_RTS(const Value: Boolean);
const
  ESC_RTS: array[Boolean] of DWORD = (CLRRTS, SETRTS);
begin
  if (FRTS <> Value) then
  begin
    if Assigned(FCoreComPort) then FCoreComPort.EscapeComm(ESC_RTS[Value]);
    FRTS := Value;
  end;
end;

procedure TAfCustomSerialPort.SetStopbits(const Value: TAfStopbits);
begin
if FStopbits <> Value then
begin
  FStopbits := Value;
  UpdateDCB;
end;
end;

procedure TAfCustomSerialPort.SetUserBaudRate(const Value: Integer);
begin
  if FUserBaudRate <> Value then
  begin
    FUserBaudRate := Value;
    FBaudRate := brUser;
    UpdateDCB;
  end;
end;

procedure TAfCustomSerialPort.SetWriteThreadPriority(const Value: TThreadPriority);
begin
  if FWriteThreadPriority <> Value then
  begin
    FWriteThreadPriority := Value;
  end;
end;

procedure TAfCustomSerialPort.SetXOffChar(const Value: Char);
begin
  if FXOffChar <> Value then
  begin
    FXOffChar := Value;
    UpdateDCB;
  end;
end;

procedure TAfCustomSerialPort.SetXOnChar(const Value: Char);
begin
  if FXOnChar <> Value then
  begin
    FXOnChar := Value;
    UpdateDCB;
  end;
end;

procedure TAfCustomSerialPort.SetXOffLim(const Value: Word);
begin
  if FXOffLim <> Value then
  begin
    FXOffLim := Value;
    UpdateDCB;
  end;
end;
begin
    FXOffLim := Value;
    FXOnLim := FlnBufSize - Value;
end;
end;

procedure TAfCustomSerialPort.SetXOnLim(const Value: Word);
begin
    if FXOnLim <> Value then
    begin
        FXOnLim := Value;
        FXOffLim := FlnBufSize - Value;
    end;
end;

function TAfCustomSerialPort.SynchronizeEvent(EventKind: TAfComPortEventKind;
    Data: TAfComPortEventData; Timeout: Integer): Boolean;
begin
    Sync_Event := EventKind;
    Sync_Data := Data;
    Result := AfSyncEvent(FSyncID, Timeout);
    if (not Result) then
        Abort; // object was destroyed during sync event, get out from here
end;

procedure TAfCustomSerialPort.UpdateDCB;
var
    ComOpt: TAfComOption;
begin
    if not (csDesigning in ComponentState) then
    begin
        ZeroMemory(@FDCB, Sizeof(FDCB));
        with FDCB do
        begin
            DCBlength := Sizeof(TDCB);
            if FBaudRate = brUser then
                BaudRate := FUserBaudRate
            else
                BaudRate := DCB_BaudRates[FBaudRate];
            ByteSize := DCB_Databits[FDataBits];
            Parity := DCB_Parity[FParity];
            Stopbits := DCB_Stopbits[FStopbits];
            XonChar := FXOnChar;
            XoffChar := FXOffChar;
            XonLim := FXOnLim;
            XoffLim := FXOffLim;
        end;
    end;
Flags := DCB_FlowControl[FFlowControl] or fBinary;
for ComOpt := Low(TAfComOption) to High(TAfComOption) do
  if ComOpt in FOptions then Flags := Flags or DCB_ComOptions[ComOpt];
if FDTR and (FFlowControl <> fwDtrDsr) then
  Flags := Flags or fDtrControlEnable;
if FRTS and (FFlowControl <> fwRtsCts) then
  Flags := Flags or fRtsControlEnable;
end;
if Active then
  try
    FCoreComPort.DCB := FDCB;
  except
    FDCB := FCoreComPort.DCB;
    raise;
  end;
end;

procedure TAfCustomSerialPort.UpdateOnOffLimit;
begin
  if FFlowControl = fwNone then
    begin
      FXOnLim := 0;
      FXOffLim := 0;
    end else
    begin
      FXOnLim := FInBufSize div 4;
      FXOffLim := FInBufSize - FXOnLim;
    end;
end;

procedure TAfCustomSerialPort.WriteChar(C: Char);
begin
  WriteData(C, 1);
end;

procedure TAfCustomSerialPort.WriteData(const Data; Size: Integer);
begin
  if (not FClosing) and not FCoreComPort.WriteData(Data, Size) then
    RaiseError(Format(sWriteError, [Size, OutBufFree]));
end;

procedure TAfCustomSerialPort.WriteString(const S: String);
begin
  if Length(S) > 0 then WriteData(Pointer(S)^, Length(S));
end;
{ TAfCustomComPort }

function TAfCustomComPort.ExecuteConfigDialog: Boolean;
var
  CommConfig: TCommConfig;
  BufSize: DWORD;
  Res: Boolean;
begin
  Result := False;
  ZeroMemory(@CommConfig, Sizeof(CommConfig));
  if Active then
    Res := GetCommConfig(Handle, CommConfig, BufSize) else
    Res := GetDefaultCommConfig(PChar(GetDeviceName), CommConfig, BufSize);
  CommConfig.dcb := FDCB;
  CommConfig.dwSize := Sizeof(CommConfig);
  if Res then
    Result := CommConfigDialog(PChar(GetDeviceName), Application.Handle, CommConfig);
    if Result then
      SetDCB(CommConfig.dcb);
  end;
end;

function TAfCustomComPort.GetDeviceName: String;
begin
  Result := Format('COM%d', [FComNumber]);
end;

procedure TAfCustomComPort.InternalOpen;
begin
  Screen.Cursor := crHourGlass;
  try
    FCoreComPort.OpenComPort(FComNumber);
  finally
    Screen.Cursor := crDefault;
  end;
end;

procedure TAfCustomComPort.SetComNumber(const Value: Word);
begin
  if FComNumber <> Value then
  begin
    if Active then
      begin
        Close;
        FComNumber := Value;
      end;
  end;
end;
Open;
end else
  FComNumber := Value;
end;
end;

procedure TAfCustomComPort.SetDefaultParameters;
var
  CommConfig: TCommConfig;
  BufSize: DWORD;
begin
  ZeroMemory(@CommConfig, Sizeof(CommConfig));
  CommConfig.dwSize := Sizeof(CommConfig);
  if GetDefaultCommConfig(PChar(GetDeviceName), CommConfig, BufSize) then
    SetDCB(CommConfig.dcb);
end;

function TAfCustomComPort.SettingsStr: String;
const
  ParityStr: array[TAfParity] of Char = ('N', 'O', 'E', 'M', 'S');
  StopbitStr: array[TAfStopbits] of String = ('1', '1.5', '2');
begin
  Result := Format('COM%d: %d,%s,%s,%s', [FComNumber, GetNumericBaudrate,
                                           ParityStr[FParity], Chr(Ord(FDatabits) + 4 + 48), StopbitStr[FStopbits]]);
end.

unit U_optoC;

interface

uses
  Windows, Messages, SysUtils, Variants, Classes, Graphics, Controls, Forms,
  Dialogs, AfDataDispatcher, AfComPort, StdCtrls, ExtCtrls, AfPortControls,
  Menus, Buttons, Grids, AfViewers, AfDataTerminal, AfDataControls;

type
  TForm1 = class(TForm)
    AfComPort1: TAfComPort;
    GroupBox1: TGroupBox;
    AfPortRadioGroup1: TAfPortRadioGroup;
    MainMenu1: TMainMenu;
    N1: TMenuItem;
    CONFIGURE1: TMenuItem;
    EXIT1: TMenuItem;
    BitBtn1: TBitBtn;
    
  end;

A - 27
Label2: TLabel;
GroupBox2: TGroupBox;
Label1: TLabel;
StringGrid1: TStringGrid;
BitBtn2: TBitBtn;
BitBtn3: TBitBtn;
BitBtn4: TBitBtn;
Timer1: TTimer;
Button1: TButton;
AfDataTerminal1: TAfDataTerminal;
procedure AfComPort1DataRecived(Sender: TObject; Count: Integer);
procedure CONFIGURE1Click(Sender: TObject);
procedure EXIT1Click(Sender: TObject);
procedure BitBtn1Click(Sender: TObject);
procedure BitBtn2Click(Sender: TObject);
procedure Timer1Timer(Sender: TObject);
procedure Button1Click(Sender: TObject);
procedure BitBtn4Click(Sender: TObject);
private
  { Private declarations }  
public
  { Public declarations }   
end;

var
  Form1: TForm1;

implementation

{SR *.dfm}

procedure TForm1.AfComPort1DataRecived(Sender: TObject; Count: Integer);
begin
  form1.GroupBox2.Visible := true;
  { timer1.Enabled := true;
    label1.caption := 'dnx';
  }
end;

procedure TForm1.CONFIGURE1Click(Sender: TObject);
begin
  form1.GroupBox1.Visible := true;
end;

procedure TForm1.EXIT1Click(Sender: TObject);

begin
form1.close ;
end;

procedure TForm1.BitBtn1Click(Sender: TObject);
begin
form1.GroupBox1.Visible := false ;
end;

procedure TForm1.BitBtn2Click(Sender: TObject);
begin

stringgrid1.Cells[0,0] := 'NO' ;
stringgrid1.Cells[1,0] := 'NAMA' ;
stringgrid1.Cells[2,0] := 'REGISTER' ;
stringgrid1.Cells[3,0] := 'NAMA BARANG';
stringgrid1.Cells[4,0] := 'PENAWARAN' ;
unit AfDataControls;

interface

uses
  Windows, Messages, SysUtils, Classes, Graphics, Controls, Forms, Dialogs,
  StdCtrls, AfDataDispatcher;

type
  TAfDataEdit = class(TCustomEdit)
  private
    FDataLink: TAfDataDispatcherLink;
    function GetDispatcher: TAfCustomDataDispatcher;
    procedure SetDispatcher(const Value: TAfCustomDataDispatcher);
    procedure OnNotify(Sender: TObject; EventKind: TAfDispEventKind);
  protected
    procedure Notification(AComponent: TComponent; Operation: TOperation); override;
  public
    constructor Create(AOwner: TComponent); override;
    destructor Destroy; override;
    published
      property Dispatcher: TAfCustomDataDispatcher read GetDispatcher write SetDispatcher;
  end;

procedure Register;

implementation


procedure Register;
begin
  RegisterComponents('AsyncFree', [TAdfDataEdit]);
end;

{ TAdfDataEdit }

constructor TAdfDataEdit.Create(AOwner: TComponent);
begin
  inherited Create(AOwner);
  FDataLink := TAdfDataDispatcherLink.Create;
  FDataLink.OnNotify := OnNotify;
end;

destructor TAdfDataEdit.Destroy;
begin
  FDataLink.Free;
  inherited Destroy;
end;

function TAdfDataEdit.GetDispatcher: TAdfCustomDataDispatcher;
begin
  Result := FDataLink.Dispatcher;
end;

procedure TAdfDataEdit.Notification(AComponent: TComponent; Operation: TOperation);
begin
  inherited Notification(AComponent, Operation);
  if (Operation = opRemove) and (FDataLink <> nil) and (AComponent = Dispatcher)
  then
    Dispatcher := nil;
end;

procedure TAdfDataEdit.OnNotify(Sender: TObject; EventKind: TAdfDispEventKind);
begin
end;

procedure TAdfDataEdit.SetDispatcher(const Value: TAdfCustomDataDispatcher);
begin
  FDataLink.Dispatcher := Value;
end;

end.
end;

procedure TForm1.Timer1Timer(Sender: TObject);
begin
  form1.GroupBox2.Visible := false;
  timer1.Enabled := false;
end;

procedure TForm1.Button1Click(Sender: TObject);
begin
  form1.GroupBox2.Visible := false;
end;

procedure TForm1.BitBtn4Click(Sender: TObject);
var
  x : integer;
  y : integer;
begin
  for x := 0 to 100 do
  begin
    for y := 0 to 100 do
    begin
      stringgrid1.Cells[x,y] := "";
      end;
    end;
  end;
end.
end.