

IS89C51

CMOS SINGLE CHIP

8-BIT MICROCONTROLLER

with 4-Kbytes of FLASH

FEATURES

- 80C51 based architecture
- 4-Kbytes of on-chip Reprogrammable Flash Memory
- 128 x 8 RAM
- Two 16-bit Timer/Counters
- Full duplex serial channel
- Boolean processor
- Four 8-bit I/O ports, 32 I/O lines
- Memory addressing capability
 - 64K ROM and 64K RAM
- Program memory lock
 - Lock bits (3)
- Power save modes:
 - Idle and power-down
- Six interrupt sources
- Most instructions execute in 0.3 μ s
- CMOS and TTL compatible
- Maximum speed: 40 MHz @ $V_{cc} = 5V$
- Industrial temperature available
- Packages available:
 - 40-pin DIP
 - 44-pin PLCC
 - 44-pin PQFP

GENERAL DESCRIPTION

The *ISSI* IS89C51 is a high-performance microcontroller fabricated using high-density CMOS technology. The CMOS IS89C51 is functionally compatible with the industry standard 80C51 microcontrollers. The IS89C51 is designed with 4-Kbytes of Flash memory, 128 x 8 RAM; 32 programmable I/O lines; a serial I/O port for either multiprocessor communications, I/O expansion or full duplex UART; two 16-bit timer/counters; an six-source, two-priority-level, nested interrupt structure; and an on-chip oscillator and clock circuit. The IS89C51 can be expanded using standard TTL compatible memory.




Figure 1. IS89C51 Pin Configuration: 40-pin PDIP




Figure 2. IS89C51 Pin Configuration: 44-pin PLCC




Figure 3. IS89C51 Pin Configuration: 44-pin PQFP




Figure 4. IS89C51 Block Diagram

Table 1. Detailed Pin Description

Symbol	PDIP	PLCC	PQFP	I/O	Name and Function																																								
ALE/PROG	30	33	27	I/O	Address Latch Enable: Output pulse for latching the low byte of the address during an address to the external memory. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory. This pin is also the Program Pulse input (PROG) during Flash programming.																																								
\overline{EA}/V_{PP}	31	35	29	I	External Access enable: \overline{EA} must be externally held low to enable the device to fetch code from external program memory locations 0000H to FFFFH. If \overline{EA} is held high, the device executes from internal program memory unless the program counter contains an address greater than 0FFFH. This also receives the 12V programming enable voltage (V_{PP}) during Flash programming.																																								
P0.0-P0.7	39-32	43-36	37-30	I/O	Port 0: Port 0 is an 8-bit open-drain, bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application, it uses strong internal pullups when emitting 1s. Port 0 also receives the code bytes during programmable memory programming and outputs the code bytes during program verification. External pullups are required during program verification.																																								
P1.0-P1.7	1-8	2-9	40-44 1-3	I/O	Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pullups. Port 1 pins that have 1s written to them are pulled high by the internal pullups and can be used as inputs. As inputs, Port 1 pins that are externally pulled low will source current because of the internal pullups. (See DC Characteristics: I _L). The Port 1 output buffers can sink/source four TTL inputs. Port 1 also receives the low-order address byte during Flash programming and verification.																																								
P2.0-P2.7	21-28	24-31	18-25	I/O	Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pullups. Port 2 pins that have 1s written to them are pulled high by the internal pullups and can be used as inputs. As inputs, Port 2 pins that are externally pulled low will source current because of the internal pullups. (See DC Characteristics: I _L). Port 2 emits the high order address byte during fetches from external program memory and during accesses to external data memory that used 16-bit addresses (MOVX @ DPTR). In this application, Port 2 uses strong internal pullups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOVX @ Ri [i = 0, 1]), Port 2 emits the contents of the P2 Special Function Register. Port 2 also receives the high-order bits and some control signals during Flash programming and verification. P2.6 and P2.7 are the control signals while the chip programs and erases.																																								
P3.0-P3.7	10-17	11, 13-19	5, 7-13	I/O	Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pullups. Port 3 pins that have 1s written to them are pulled high by the internal pullups and can be used as inputs. As inputs, Port 3 pins that are externally pulled low will source current because of the internal pullups. (See DC Characteristics: I _L). Port 3 also serves the special features of the IS89C51, as listed below: <table border="0" style="margin-left: 20px;"> <tr><td>10</td><td>11</td><td>5</td><td>I</td><td>RxD (P3.0): Serial input port.</td></tr> <tr><td>11</td><td>13</td><td>7</td><td>O</td><td>TxD (P3.1): Serial output port.</td></tr> <tr><td>12</td><td>14</td><td>8</td><td>I</td><td>INT0 (P3.2): External interrupt 0.</td></tr> <tr><td>13</td><td>15</td><td>9</td><td>I</td><td>INT1 (P3.3): External interrupt 1.</td></tr> <tr><td>14</td><td>16</td><td>10</td><td>I</td><td>T0 (P3.4): Timer 0 external input.</td></tr> <tr><td>15</td><td>17</td><td>11</td><td>I</td><td>T1 (P3.5): Timer 1 external input.</td></tr> <tr><td>16</td><td>18</td><td>12</td><td>O</td><td>WR (P3.6): External data memory write strobe.</td></tr> <tr><td>17</td><td>19</td><td>13</td><td>O</td><td>RD (P3.7): External data memory read strobe.</td></tr> </table>	10	11	5	I	RxD (P3.0): Serial input port.	11	13	7	O	TxD (P3.1): Serial output port.	12	14	8	I	INT0 (P3.2): External interrupt 0.	13	15	9	I	INT1 (P3.3): External interrupt 1.	14	16	10	I	T0 (P3.4): Timer 0 external input.	15	17	11	I	T1 (P3.5): Timer 1 external input.	16	18	12	O	WR (P3.6): External data memory write strobe.	17	19	13	O	RD (P3.7): External data memory read strobe.
10	11	5	I	RxD (P3.0): Serial input port.																																									
11	13	7	O	TxD (P3.1): Serial output port.																																									
12	14	8	I	INT0 (P3.2): External interrupt 0.																																									
13	15	9	I	INT1 (P3.3): External interrupt 1.																																									
14	16	10	I	T0 (P3.4): Timer 0 external input.																																									
15	17	11	I	T1 (P3.5): Timer 1 external input.																																									
16	18	12	O	WR (P3.6): External data memory write strobe.																																									
17	19	13	O	RD (P3.7): External data memory read strobe.																																									
\overline{PSEN}	29	32	26	O	Program Store Enable: The read strobe to external program memory. When the device is executing code from the external program memory, \overline{PSEN} is activated twice each machine cycle except that two \overline{PSEN} activations are skipped during each access to external data memory. \overline{PSEN} is not activated during fetches from internal program memory.																																								
RST	9	10	4	I	Reset: A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal MOS resistor to GND permits a power-on reset using only an external capacitor connected to V _{CC} .																																								
XTAL 1	19	21	15	I	Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits.																																								
XTAL 2	18	20	14	O	Crystal 2: Output from the inverting oscillator amplifier.																																								
GND	20	22	16	I	Ground: 0V reference.																																								
V _{CC}	40	44	38	I	Power Supply: This is the power supply voltage for operation.																																								

OPERATING DESCRIPTION

The detail description of the IS89C51 included in this description are:

- **Memory Map and Registers**
- **Timer/Counters**
- **Serial Interface**
- **Interrupt System**
- **Other Information**
- **Flash Memory**

MEMORY MAP AND REGISTERS

Memory

The IS89C51 has separate address spaces for program and data memory. The program and data memory can be up to 64K bytes long. The lower 4K program memory can reside on-chip. Figure 5 shows a map of the IS89C51 program and data memory. The IS89C51 has 128 bytes of on-chip RAM, plus numbers of special function registers. The lower 128 bytes can be accessed either by direct addressing or by indirect addressing. Figure 6 shows internal data memory organization and SFR Memory Map. The lower 128 bytes of RAM can be divided into three segments as listed below and shown in Figure 7.

1. **Register Banks 0-3:** locations 00H through 1FH (32 bytes). The device after reset defaults to register bank 0. To use the other register banks, the user must select them in software. Each register bank contains eight 1-byte registers R0-R7. Reset initializes the stack point to location 07H, and is incremented once to start from 08H, which is the first register of the second register bank.
2. **Bit Addressable Area:** 16 bytes have been assigned for this segment 20H-2FH. Each one of the 128 bits of this segment can be directly addressed (0-7FH). Each of the 16 bytes in this segment can also be addressed as a byte.
3. **Scratch Pad Area:** 30H-7FH are available to the user as data RAM. However, if the data pointer has been initialized to this area, enough bytes should be left aside to prevent SP data destruction.




Figure 5. IS89C51 Program and Data Memory Structure

SPECIAL FUNCTION REGISTERS

The Special Function Registers (SFR's) are located in upper 128 Bytes direct addressing area. The SFR Memory Map in Figure 6 shows that. Not all of the addresses are occupied. Unoccupied addresses are not implemented on the chip. Read accesses to these addresses in general return random data, and write accesses have no effect. User software should not write 1s to these unimplemented locations, since they may be used in future microcontrollers to invoke new features. In that case, the reset or inactive values of the new bits will always be 0, and their active values will be 1. The functions of the SFRs are outlined in the following sections, and detailed in Table 2.

Accumulator (ACC)

ACC is the Accumulator register. The mnemonics for Accumulator-specific instructions, however, refer to the Accumulator simply as A.

B Register (B)

The B register is used during multiply and divide operations. For other instructions it can be treated as another scratch pad register.

Program Status Word (PSW). The PSW register contains program status information.

Stack Pointer (SP)

The Stack Pointer Register is eight bits wide. It is incremented before data is stored during PUSH and CALL executions. While the stack may reside anywhere in onchip RAM, the Stack Pointer is initialized to 07H after a reset. This causes the stack to begin at location 08H.

Data Pointer (DPTR)

The Data Pointer consists of a high byte (DPH) and a low byte (DPL). Its function is to hold a 16-bit address. It may be manipulated as a 16-bit register or as two independent 8-bit registers.

Ports 0 To 3

P0, P1, P2, and P3 are the SFR latches of Ports 0, 1, 2, and 3, respectively.

Serial Data Buffer (SBUF)

The Serial Data Buffer is actually two separate registers, a transmit buffer and a receive buffer register. When data is moved to SBUF, it goes to the transmit buffer, where it is held for serial transmission. (Moving a byte to SBUF initiates the transmission.) When data is moved from SBUF, it comes from the receive buffer.

Timer Registers

Register pairs (TH0, TL0) and (TH1, TL1) are the 16-bit Counter registers for Timer/Counters 0 and 1, respectively.

Control Registers

Special Function Registers IP, IE, TMOD, TCON, SCON, and PCON contain control and status bits for the interrupt system, the Timer/Counters, and the serial port. They are described in later sections of this chapter.




Figure 6. Internal Data Memory and SFR Memory Map




Figure 7. Lower 128 Bytes of Internal RAM