


LAMPIRAN C

DATASHEET

Sensor Warna TCS230	C-1
Pengendali Mikro ATmega16	C-11
LCD 16 x 2	C-31

- High-Resolution Conversion of Light Intensity to Frequency
- Programmable Color and Full-Scale Output Frequency
- Communicates Directly With a Microcontroller
- Single-Supply Operation (2.7 V to 5.5 V)
- Power Down Feature
- Nonlinearity Error Typically 0.2% at 50 kHz
- Stable 200 ppm/°C Temperature Coefficient
- Low-Profile Surface-Mount Package




Description

The TCS230 programmable color light-to-frequency converter combines configurable silicon photodiodes and a current-to-frequency converter on single monolithic CMOS integrated circuit. The output is a square wave (50% duty cycle) with frequency directly proportional to light intensity (irradiance). The full-scale output frequency can be scaled by one of three preset values via two control input pins. Digital inputs and digital output allow direct interface to a microcontroller or other logic circuitry. Output enable (OE) places the output in the high-impedance state for multiple-unit sharing of a microcontroller input line.

The light-to-frequency converter reads an 8 x 8 array of photodiodes. Sixteen photodiodes have blue filters, 16 photodiodes have green filters, 16 photodiodes have red filters, and 16 photodiodes are clear with no filters. The four types (colors) of photodiodes are interdigitated to minimize the effect of non-uniformity of incident irradiance. All 16 photodiodes of the same color are connected in parallel and which type of photodiode the device uses during operation is pin-selectable. Photodiodes are 120 μm x 120 μm in size and are on 144- μm centers.

Functional Block Diagram



TCS230
PROGRAMMABLE
COLOR LIGHT-TO-FREQUENCY CONVERTER

TAOS048 - FEBRUARY 2003

Terminal Functions

TERMINAL NAME	NO.	I/O	DESCRIPTION
GND	4		Power supply ground. All voltages are referenced to GND.
CE	3	I	Enable for f_o (active low).
OUT	6	O	Output frequency (f_o).
S0, S1	1, 2	I	Output frequency scaling selection inputs.
S2, S3	7, 8	I	Photodiode type selection inputs.
V _{DD}	5		Supply voltage

Table 1. Selectable Options

S0	S1	OUTPUT FREQUENCY SCALING (f_o)	S2	S3	PHOTODIODE TYPE
L	L	Power down	L	L	Red
L	H	2%	L	H	Blue
H	L	20%	H	L	Clear (no filter)
H	H	100%	H	H	Green

Available Options

DEVICE	T _A	PACKAGE - LEADS	PACKAGE DESIGNATOR	ORDERING NUMBER
TCS230	-25°C to 85°C	SOIC-8	D	TCS230D

Absolute Maximum Ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{DD} (see Note 1)	6 V
Input voltage range, all inputs, V _I	-0.3 V to V _{DD} + 0.3 V
Operating free-air temperature range, T _A	0°C to 70°C
Storage temperature range	-25°C to 85°C
Lead temperature 1.5 mm (1/16 inch) from case for 10 seconds	260°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to GND.

Recommended Operating Conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V _{DD}	2.7	5	5.5	V
High-level input voltage, V _{IH}	V _{DD} = 2.7 V to 5.5 V		2	V _{DD} V
Low-level input voltage, V _{IL}	V _{DD} = 2.7 V to 5.5 V		0	0.8 V
Operating free-air temperature range, T _A	0	70		°C

Electrical Characteristics at $T_A = 25^\circ\text{C}$, $V_{DD} = 5\text{ V}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{OH}	High-level output voltage	$I_{OH} = -4\text{ mA}$	4	4.5		V
V_{OL}	Low-level output voltage	$I_{OL} = 4\text{ mA}$		0.25	0.40	V
I_{IH}	High-level input current				5	μA
I_{IL}	Low-level input current				5	μA
I_{DD}	Supply current	Power-on mode		2	3	mA
		Power-down mode		7	15	μA
	Full-scale frequency (See Note 2)	$S0 = H, S1 = H$	500	600		kHz
		$S0 = H, S1 = L$	100	120		kHz
		$S0 = L, S1 = H$	10	12		kHz
	Temperature coefficient of output frequency	$\lambda \leq 700\text{ nm}, -25^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$		± 200		ppm/ $^\circ\text{C}$
K_{SYS}	Supply voltage sensitivity	$V_{DD} = 5\text{ V} \pm 10\%$		± 0.5		%/V

NOTE 2: Full-scale frequency is the maximum operating frequency of the device without saturation.

TCS230
PROGRAMMABLE
COLOR LIGHT-TO-FREQUENCY CONVERTER

TA09046 - FEBRUARY 2003

Operating Characteristics at $V_{DD} = 5\text{ V}$, $T_A = 25^\circ\text{C}$, $S0 = \text{H}$, $S1 = \text{H}$ (unless otherwise noted)
(See Notes 3, 4, 5, 6, and 7).

PARAMETER	TEST CONDITIONS	CLEAR PHOTODIODE S2 = H, S3 = L			BLUE PHOTODIODE S2 = L, S3 = H			GREEN PHOTODIODE S2 = H, S3 = H			RED PHOTODIODE S2 = L, S3 = L			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
f_O Output frequency	$E_a = 45.8\ \mu\text{W}/\text{cm}^2$, $\lambda_p = 470\ \text{nm}$	18	20	24	11.2	18.4	21.8							kHz
	$E_a = 39.2\ \mu\text{W}/\text{cm}^2$, $\lambda_p = 524\ \text{nm}$	18	20	24				8	13.8	19.2				kHz
	$E_a = 32.8\ \mu\text{W}/\text{cm}^2$, $\lambda_p = 635\ \text{nm}$	18	20	24							14	19	24	kHz
	$E_a = 0$		2	12		2	12		2	12		2	12	Hz
R_a Irradiance responsivity (Note 8)	$\lambda_p = 470\ \text{nm}$		439			380			88			31		Hz/ ($\mu\text{W}/\text{cm}^2$)
	$\lambda_p = 524\ \text{nm}$		510			189			347			48		
	$\lambda_p = 585\ \text{nm}$		548			49			318			110		
	$\lambda_p = 635\ \text{nm}$		610			30			37			579		
Saturation irradiance (Note 9)	$\lambda_p = 470\ \text{nm}$		1370			1670								$\mu\text{W}/\text{cm}^2$
	$\lambda_p = 524\ \text{nm}$		1180					1730						
	$\lambda_p = 585\ \text{nm}$		1090					1890						
	$\lambda_p = 635\ \text{nm}$		980								1040			
R_v Illuminance responsivity (Note 10)	$\lambda_p = 470\ \text{nm}$		565			480			117			41		Hz/ lx
	$\lambda_p = 524\ \text{nm}$		68			38			87			9		
	$\lambda_p = 585\ \text{nm}$		92			8			53			18		
	$\lambda_p = 635\ \text{nm}$		407			20			25			388		
Nonlinearity (Note 11)	$f_O = 0$ to 5 kHz		± 0.1 %			± 0.1 %			± 0.1 %			± 0.1 %		% F.S.
	$f_O = 0$ to 50 kHz		± 0.2 %			± 0.2 %			± 0.2 %			± 0.2 %		
	$f_O = 0$ to 500 kHz		± 0.5 %			± 0.5 %			± 0.5 %			± 0.5 %		
Recovery from power down			100			100			100			100	μs	
Response time to output enable (OE)			100			100			100			100	ns	

- NOTES: 3. Optical measurements are made using small-angle incident radiation from a light-emitting diode (LED) optical source.
4. The 470 nm input irradiance is supplied by an InGaN light-emitting diode with the following characteristics: peak wavelength $\lambda_p = 470\ \text{nm}$, spectral halfwidth $\Delta\lambda_{1/2} = 35\ \text{nm}$, and luminous efficacy = 75 lm/W.
5. The 524 nm input irradiance is supplied by an InGaN light-emitting diode with the following characteristics: peak wavelength $\lambda_p = 524\ \text{nm}$, spectral halfwidth $\Delta\lambda_{1/2} = 47\ \text{nm}$, and luminous efficacy = 520 lm/W.
6. The 585 nm input irradiance is supplied by a GaP light-emitting diode with the following characteristics: peak wavelength $\lambda_p = 585\ \text{nm}$, spectral halfwidth $\Delta\lambda_{1/2} = 28\ \text{nm}$, and luminous efficacy = 595 lm/W.
7. The 635 nm input irradiance is supplied by a AlInGaP light-emitting diode with the following characteristics: peak wavelength $\lambda_p = 635\ \text{nm}$, spectral halfwidth $\Delta\lambda_{1/2} = 17\ \text{nm}$, and luminous efficacy = 150 lm/W.
8. Irradiance responsivity R_a is characterized over the range from zero to 5 kHz.
9. Saturation irradiance = (full-scale frequency)/irradiance responsivity.
10. Illuminance responsivity R_v is calculated from the irradiance responsivity by using the LED luminous efficacy values stated in notes 4, 5, and 6 and using $1\ \text{lx} = 1\ \text{lm}/\text{m}^2$.
11. Nonlinearity is defined as the deviation of f_O from a straight line between zero and full scale, expressed as a percent of full scale.

TYPICAL CHARACTERISTICS




Figure 1




Figure 2

APPLICATION INFORMATION

Power supply considerations

Power-supply lines must be decoupled by a 0.01- μ F to 0.1- μ F capacitor with short leads mounted close to the device package.

Input Interface

A low-impedance electrical connection between the device OE pin and the device GND pin is required for improved noise immunity.

Output Interface

The output of the device is designed to drive a standard TTL or CMOS logic input over short distances. If lines greater than 12 inches are used on the output, a buffer or line driver is recommended.

Photodiode type (color) selection

The type of photodiode (blue, green, red, or clear) used by the device is controlled by two logic inputs, S2 and S3 (see Table 1).

Output frequency scaling

Output-frequency scaling is controlled by two logic inputs, S0 and S1. The internal light-to-frequency converter generates a fixed-pulsewidth pulse train. Scaling is accomplished by internally connecting the pulse-train output of the converter to a series of frequency dividers. Divided outputs are 50%-duty cycle square waves with relative frequency values of 100%, 20%, and 2%. Because division of the output frequency is accomplished by counting pulses of the principal internal frequency, the final-output period represents an average of the multiple periods of the principle frequency.

The output-scaling counter registers are cleared upon the next pulse of the principal frequency after any transition of the S0, S1, S2, S3, and OE lines. The output goes high upon the next subsequent pulse of the principal frequency, beginning a new valid period. This minimizes the time delay between a change on the input lines and the resulting new output period. The response time to an input programming change or to an irradiance step change is one period of new frequency plus 1 μ s. The scaled output changes both the full-scale frequency and the dark frequency by the selected scale factor.

The frequency-scaling function allows the output range to be optimized for a variety of measurement techniques. The scaled-down outputs may be used where only a slower frequency counter is available, such as low-cost microcontroller, or where period measurement techniques are used.

Measuring the frequency

The choice of interface and measurement technique depends on the desired resolution and data acquisition rate. For maximum data-acquisition rate, period-measurement techniques are used.


Output data can be collected at a rate of twice the output frequency or one data point every microsecond for full-scale output. Period measurement requires the use of a fast reference clock with available resolution directly related to reference clock rate. Output scaling can be used to increase the resolution for a given clock rate or to maximize resolution as the light input changes. Period measurement is used to measure rapidly varying light levels or to make a very fast measurement of a constant light source.

Maximum resolution and accuracy may be obtained using frequency-measurement, pulse-accumulation, or integration techniques. Frequency measurements provide the added benefit of averaging out random- or high-frequency variations (jitter) resulting from noise in the light signal. Resolution is limited mainly by available counter registers and allowable measurement time. Frequency measurement is well suited for slowly varying or constant light levels and for reading average light levels over short periods of time. Integration (the accumulation of pulses over a very long period of time) can be used to measure exposure, the amount of light present in an area over a given time period.

APPLICATION INFORMATION

PCB pad layout

Suggested PCB pad layout guidelines for the D package are shown in Figure 3.






- NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.

Figure 3. Suggested D Package PCB Layout


MECHANICAL INFORMATION

PACKAGE D

PLASTIC SMALL-OUTLINE PACKAGE



DETAIL A



- NOTES: A. All linear dimensions are in millimeters.
 B. Package is molded with an electrically nonconductive clear plastic compound having an index of refraction of 1.55.
 C. Actual product will vary within the mechanical tolerances shown on this specification. Designs for use of this product **MUST** allow for the data sheet tolerances.
 D. Pin 4 (GND) is mechanically connected to the die mount pad.
 E. The 8 × 8 photodiode array area is 1.15 mm × 1.15 mm (1.33 sq. mm).
 F. This drawing is subject to change without notice.

Figure 4. TCS230 Mechanical Specifications

Features

- High-performance, Low-power AVR® 8-bit Microcontroller
- Advanced RISC Architecture
 - 131 Powerful Instructions – Most Single-clock Cycle Execution
 - 32 x 8 General Purpose Working Registers
 - Fully Static Operation
 - Up to 16 MIPS Throughput at 16 MHz
 - On-chip 2-cycle Multiplier
- Nonvolatile Program and Data Memories
 - 16K Bytes of In-System Self-Programmable Flash
Endurance: 10,000 Write/Erase Cycles
 - Optional Boot Code Section with Independent Lock Bits
In-System Programming by On-chip Boot Program
True Read-While-Write Operation
 - 512 Bytes EEPROM
Endurance: 100,000 Write/Erase Cycles
 - 1K Byte Internal SRAM
 - Programming Lock for Software Security
- JTAG (IEEE std. 1148.1 Compliant) Interface
 - Boundary-scan Capabilities According to the JTAG Standard
 - Extensive On-chip Debug Support
 - Programming of Flash, EEPROM, Fuses, and Lock Bits through the JTAG Interface
- Peripheral Features
 - Two 8-bit Timer/Counters with Separate Prescalers and Compare Modes
 - One 16-bit Timer/Counter with Separate Prescaler, Compare Mode, and Capture Mode
 - Real Time Counter with Separate Oscillator
 - Four PWM Channels
 - 8-channel, 10-bit ADC
 - 8 Single-ended Channels
 - 7 Differential Channels in TQFP Package Only
 - 2 Differential Channels with Programmable Gain at 1x, 10x, or 200x
 - Byte-oriented Two-wire Serial Interface
 - Programmable Serial USART
 - Master/Slave SPI Serial Interface
 - Programmable Watchdog Timer with Separate On-chip Oscillator
 - On-chip Analog Comparator
- Special Microcontroller Features
 - Power-on Reset and Programmable Brown-out Detection
 - Internal Calibrated RC Oscillator
 - External and Internal Interrupt Sources
 - Six Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down, Standby and Extended Standby
- I/O and Packages
 - 32 Programmable I/O Lines
 - 40-pin PDIP, 44-lead TQFP, and 44-pad MLF
- Operating Voltages
 - 2.7 - 5.5V for ATmega16L
 - 4.5 - 5.5V for ATmega16
- Speed Grades
 - 0 - 8 MHz for ATmega16L
 - 0 - 16 MHz for ATmega16
- Power Consumption @ 1 MHz, 3V, and 25°C for ATmega16L
 - Active: 1.1 mA
 - Idle Mode: 0.35 mA
 - Power-down Mode: < 1 µA



8-bit AVR® Microcontroller with 16K Bytes In-System Programmable Flash

ATmega16
ATmega16L

Preliminary

Summary

Rev. 2469F0-AVR-02/03





Note: This is a summary document. A complete document is available on our website at www.atmel.com.



Pin Configurations

Figure 1. Pinouts ATmega16



Disclaimer


Typical values contained in this data sheet are based on simulations and characterization of other AVR microcontrollers manufactured on the same process technology. Min and Max values will be available after the device is characterized.

Overview

The ATmega16 is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega16 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

Block Diagram

Figure 2. Block Diagram





The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The ATmega16 provides the following features: 16K bytes of In-System Programmable Flash Program memory with Read-While-Write capabilities, 512 bytes EEPROM, 1K byte SRAM, 32 general purpose I/O lines, 32 general purpose working registers, a JTAG interface for Boundary-scan, On-chip Debugging support and programming, three flexible Timer/Counters with compare modes, Internal and External Interrupts, a serial programmable USART, a byte oriented Two-wire Serial Interface, an 8-channel, 10-bit ADC with optional differential input stage with programmable gain (TQFP package only), a programmable Watchdog Timer with Internal Oscillator, an SPI serial port, and six software selectable power saving modes. The Idle mode stops the CPU while allowing the USART, Two-wire Interface, A/D Converter, SRAM, Timer/Counters, SPI port, and Interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next External Interrupt or Hardware Reset. In Power-save mode, the Asynchronous Timer continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping. The ADC Noise Reduction mode stops the CPU and all I/O modules except Asynchronous Timer and ADC, to minimize switching noise during ADC conversions. In Standby mode, the crystal/resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low-power consumption. In Extended Standby mode, both the main Oscillator and the Asynchronous Timer continue to run.

The device is manufactured using Atmel's high density nonvolatile memory technology. The On-chip ISP Flash allows the program memory to be reprogrammed in-system through an SPI serial interface, by a conventional nonvolatile memory programmer, or by an On-chip Boot program running on the AVR core. The boot program can use any interface to download the application program in the Application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATmega16 is a powerful microcontroller that provides a highly-flexible and cost-effective solution to many embedded control applications.

The ATmega16 AVR is supported with a full suite of program and system development tools including: C compilers, macro assemblers, program debugger/simulators, In-Circuit Emulators, and evaluation kits.

Pin Descriptions

VCC	Digital supply voltage.
GND	Ground.
Port A (PA7..PA0)	Port A serves as the analog inputs to the A/D Converter. Port A also serves as an 8-bit bi-directional I/O port, if the A/D Converter is not used. Port pins can provide internal pull-up resistors (selected for each bit). The Port A output buffers have symmetrical drive characteristics with both high sink and source capability. When pins PA0 to PA7 are used as inputs and are externally pulled low, they will source current if the internal pull-up resistors are activated. The Port A pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port B (PB7..PB0)	<p>Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.</p> <p>Port B also serves the functions of various special features of the ATmega16 as listed on page 56.</p>
Port C (PC7..PC0)	<p>Port C is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port C output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running. If the JTAG interface is enabled, the pull-up resistors on pins PC5(TDI), PC3(TMS) and PC2(TCK) will be activated even if a reset occurs.</p> <p>Port C also serves the functions of the JTAG interface and other special features of the ATmega16 as listed on page 59.</p>
Port D (PD7..PD0)	<p>Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.</p> <p>Port D also serves the functions of various special features of the ATmega16 as listed on page 61.</p>
<u>RESET</u>	<p>Reset Input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running. The minimum pulse length is given in Table 15 on page 36. Shorter pulses are not guaranteed to generate a reset.</p>
XTAL1	<p>Input to the Inverting Oscillator amplifier and input to the internal clock operating circuit.</p>
XTAL2	<p>Output from the Inverting Oscillator amplifier.</p>
AVCC	<p>AVCC is the supply voltage pin for Port A and the A/D Converter. It should be externally connected to V_{CC}, even if the ADC is not used. If the ADC is used, it should be connected to V_{CC} through a low-pass filter.</p>
AREF	<p>AREF is the analog reference pin for the A/D Converter.</p>

About Code Examples

This documentation contains simple code examples that briefly show how to use various parts of the device. These code examples assume that the part specific header file is included before compilation. Be aware that not all C-Compiler vendors include bit definitions in the header files and interrupt handling in C is compiler dependent. Please confirm with the C-Compiler documentation for more details.





Register Summary

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page	
00F (00F)	SPSR	S	T	H	S	V	N	Z	C	7	
010 (010)	SPH	–	–	–	–	–	SP10	SP9	SP8	10	
012 (012)	SPL	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	10	
01C (01C)	OC0R	TimerCounter0 Output Compare Register									63
01E (01E)	OCR0	INT1	INT0	INT2	–	–	–	WSEL	WCS	48, 60	
02A (02A)	IFR	INTF1	INTF0	INTF2	–	–	–	–	–	67	
02B (02B)	TMR0	OC0S0	TC0S0	TC0S1	OC0FA	OC0FB	TC0S1	OC0S0	TC0S0	62, 113, 121	
02C (02C)	TFR	OC0F0	TC0F0	OCF1	OCF1A	OCF1B	TC0V1	OC0F0	TC0V0	62, 114, 122	
027 (027)	SPMCR	SPMIE	RWWS0	–	RWWS0S	BLAS0T	POW0T	POW0S	SPMEN	200	
028 (028)	TWCR	TWINT	TW5A	TW0TA	TW5T0	TW5MC	TW5R	–	TW5E	179	
025 (025)	MUCR	SM0	SM	SM1	SM0	SC01	SC10	SC01	SC00	20, 65	
024 (024)	MUCSR	JTD	SC0	–	JTDF	WDRF	BOF0	EXT0F	POF0	28, 66, 200	
023 (023)	TC0SR	FOC0	WGM00	COM01	COM00	WGM01	CS00	CS01	CS00	60	
022 (022)	TC0TD	TimerCounter0 (8 Bits)									62
007F (007F)	OC0CAL	Oscillator Calibration Register									28
	OC0CR	On-Chip Debug Register									228
020 (020)	SPOR	ADT00	ADT01	ADT00	–	AD0S	PUD	P0R0	P0R10	25, 65, 123, 200, 200	
02F (02F)	TC0R1A	COM1A1	COM1A0	COM1R1	COM1R0	FOC1A	FOC1B	WGM11	WGM10	108	
02E (02E)	TC0R1B	ICN1	ICN0	–	WGM13	WGM12	CS10	CS11	CS10	111	
02D (02D)	TC0T1H	TimerCounter1 – Counter Register High Byte									112
02C (02C)	TC0T1L	TimerCounter1 – Counter Register Low Byte									112
029 (029)	OCR1AH	TimerCounter1 – Output Compare Register A High Byte									112
02A (02A)	OCR1AL	TimerCounter1 – Output Compare Register A Low Byte									112
028 (028)	OCR1BH	TimerCounter1 – Output Compare Register B High Byte									112
029 (029)	OCR1BL	TimerCounter1 – Output Compare Register B Low Byte									112
027 (027)	ICR1H	TimerCounter1 – Input Capture Register High Byte									112
028 (028)	ICR1L	TimerCounter1 – Input Capture Register Low Byte									112
025 (025)	TC0SR	FOC0	WGM00	COM01	COM00	WGM01	CS00	CS01	CS00	128	
024 (024)	TC0TD	TimerCounter0 (8 Bits)									128
023 (023)	OC0R	TimerCounter0 Output Compare Register									128
022 (022)	ASPR	–	–	–	–	AS0	TC0S0B	OC0S0B	TC0S0B	129	
021 (021)	WDICR	–	–	–	–	WD0S	WD0	WD01	WD00	41	
007E (007E)	UBRRH	UBRRH	–	–	–	–	UBRR(11 B)			188	
	UBRRL	UBRRL	UBRRL	UBRRL	UBRRL	UBRRL	UBRRL1	UBRRL0	UBRRL0	188	
01F (01F)	EEARH	–	–	–	–	–	–	–	EEAR0	17	
01E (01E)	EEARL	EEPROM Address Register Low Byte									17
01D (01D)	EEDR	EEPROM Data Register									17
01C (01C)	EECR	–	–	–	–	EEFS	EMWE	EWSE	EEFS	17	
019 (019)	PORTA	PORTA7	PORTA6	PORTA5	PORTA4	PORTA3	PORTA2	PORTA1	PORTA0	62	
01A (01A)	DDRA	DDA7	DDA6	DDA5	DDA4	DDA3	DDA2	DDA1	DDA0	62	
018 (018)	PINA	PINA7	PINA6	PINA5	PINA4	PINA3	PINA2	PINA1	PINA0	62	
018 (018)	PORTB	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	62	
017 (017)	DDRB	DRB7	DRB6	DRB5	DRB4	DRB3	DRB2	DRB1	DRB0	62	
016 (016)	PINB	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINB0	64	
015 (015)	PORTC	PORTC7	PORTC6	PORTC5	PORTC4	PORTC3	PORTC2	PORTC1	PORTC0	64	
014 (014)	DDRC	DDC7	DDC6	DDC5	DDC4	DDC3	DDC2	DDC1	DDC0	64	
013 (013)	PINC	PINC7	PINC6	PINC5	PINC4	PINC3	PINC2	PINC1	PINC0	64	
012 (012)	PORTD	PORTD7	PORTD6	PORTD5	PORTD4	PORTD3	PORTD2	PORTD1	PORTD0	64	
011 (011)	DDRD	DDR7	DDR6	DDR5	DDR4	DDR3	DDR2	DDR1	DDR0	64	
010 (010)	PIND	PIND7	PIND6	PIND5	PIND4	PIND3	PIND2	PIND1	PIND0	64	
00F (00F)	SPDR	SPI Data Register									140
00E (00E)	SPSR	SPIF	WCOL	–	–	–	–	–	SPDZ	140	
00D (00D)	SPCR	SPS	SPS	DDRD	MSTR	CPOL	CPHA	SPR1	SPR0	138	
00C (00C)	UDR	USART I/O Data Register									161
009 (009)	UCSRA	ROC	TOC	UDRE	FE	DOR	PE	UDR	WPC0	162	
00A (00A)	UCSRB	RYC0E	TXC0E	UDRE	ROR0	TX0N	UDR0S	ROR0	TX0E	162	
005 (005)	UBRRL	USART Baud Rate Register Low Byte									168
008 (008)	ACSR	ACD	AC0S0	ACD	AC1	AC0E	AC0C	AC0S1	AC0S0	208	
007 (007)	ADMUX	ADSC1	ADSC0	ADLAR	MUX4	MUX3	MUX2	MUX1	MUX0	218	
006 (006)	ADCSRA	ADEN	ADSC	ADIF0	ADIF	ADIF	ADIF0	ADIF01	ADIF00	218	
005 (005)	ADCH	ADC Data Register High Byte									219
004 (004)	ADCL	ADC Data Register Low Byte									219
003 (003)	TWDR	Two-wire Serial Interface Data Register									181
002 (002)	TWAR	TW0S0	TW0S1	TW0S1	TW0S0	TW0S0	TW0S1	TW0S0	TW0S0E	181	

Address	Name	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	Page
\$01 (\$01)	TWDR	TWDR7	TWDR6	TWDR5	TWDR4	TWDR3	—	TWDR1	TWDR0	100
\$00 (\$00)	TWBR	Two-wire Serial Interface Bit Rate Register								179

- Notes:
1. When the OCDEN Fuse is unprogrammed, the OSCCAL Register is always accessed on this address. Refer to the debugger specific documentation for details on how to use the OCDR Register.
 2. Refer to the USART description for details on how to access UBRRH and UCSRC.
 3. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.
 4. Some of the status flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers \$00 to \$1F only.





Instruction Set Summary

Mnemonics	Operands	Description	Operation	Flags	#Cycles
ARITHMETIC AND LOGIC INSTRUCTIONS					
ADD	Rd, Rr	Add two Registers	$Rd \leftarrow Rd + Rr$	Z, C, NV, H	1
ADC	Rd, Rr	Add with Carry two Registers	$Rd \leftarrow Rd + Rr + C$	Z, C, NV, H	1
ADIW	Rd, k	Add Immediate to Word	$Rd \leftarrow Rd + Rb \cdot Rd + k$	Z, C, NV, S	2
SUB	Rd, Rr	Subtract two Registers	$Rd \leftarrow Rd - Rr$	Z, C, NV, H	1
SUBI	Rd, k	Subtract Constant from Register	$Rd \leftarrow Rd - k$	Z, C, NV, H	1
SBC	Rd, Rr	Subtract with Carry two Registers	$Rd \leftarrow Rd - Rr - C$	Z, C, NV, H	1
SBCI	Rd, k	Subtract with Carry Constant from Reg.	$Rd \leftarrow Rd - k - C$	Z, C, NV, H	1
SBFW	Rd, k	Subtract Immediate from Word	$Rd \leftarrow Rd - Rb \cdot Rd - k$	Z, C, NV, S	2
AND	Rd, Rr	Logical AND Registers	$Rd \leftarrow Rd \& Rr$	Z, NV	1
ANDI	Rd, k	Logical AND Register and Constant	$Rd \leftarrow Rd \& k$	Z, NV	1
OR	Rd, Rr	Logical OR Registers	$Rd \leftarrow Rd \vee Rr$	Z, NV	1
ORI	Rd, k	Logical OR Register and Constant	$Rd \leftarrow Rd \vee k$	Z, NV	1
EOR	Rd, Rr	Exclusive OR Registers	$Rd \leftarrow Rd \oplus Rr$	Z, NV	1
COM	Rd	One's Complement	$Rd \leftarrow \text{NOT } Rd$	Z, C, NV	1
NEG	Rd	Two's Complement	$Rd \leftarrow \text{NOT } Rd$	Z, C, NV, H	1
RRR	Rd, k	Set Bits in Register	$Rd \leftarrow Rd \vee k$	Z, NV	1
CLR	Rd, k	Clear Bits in Register	$Rd \leftarrow Rd \& (\text{NOT } k)$	Z, NV	1
INC	Rd	Increment	$Rd \leftarrow Rd + 1$	Z, NV	1
DEC	Rd	Decrement	$Rd \leftarrow Rd - 1$	Z, NV	1
TEST	Rd	Test for Zero or Minus	$Rd \leftarrow Rd \& Rd$	Z, NV	1
CLR	Rd	Clear Register	$Rd \leftarrow Rd \& Rd$	Z, NV	1
SEI	Rd	Set Register	$Rd \leftarrow \text{NOT } Rd$	None	1
MUL	Rd, Rr	Multiply Unsigned	$R1:R0 \leftarrow Rd \times Rr$	Z, C	2
MULS	Rd, Rr	Multiply Signed	$R1:R0 \leftarrow Rd \times Rr$	Z, C	2
MULSU	Rd, Rr	Multiply Signed with Unsigned	$R1:R0 \leftarrow Rd \times Rr$	Z, C	2
FMLL	Rd, Rr	Fractional Multiply Unsigned	$R1:R0 \leftarrow (Rd \times Rr) \lll 1$	Z, C	2
FMLLS	Rd, Rr	Fractional Multiply Signed	$R1:R0 \leftarrow (Rd \times Rr) \lll 1$	Z, C	2
FMLLSU	Rd, Rr	Fractional Multiply Signed with Unsigned	$R1:R0 \leftarrow (Rd \times Rr) \lll 1$	Z, C	2
BRANCH INSTRUCTIONS					
RJMP	k	Relative Jump	$PC \leftarrow PC + k + 1$	None	2
IJMP		Indirect Jump to (Z)	$PC \leftarrow Z$	None	2
JMP	k	Direct Jump	$PC \leftarrow k$	None	3
RJCALL	k	Relative Subroutine Call	$PC \leftarrow PC + k + 1$	None	2
IJCALL		Indirect Call to (Z)	$PC \leftarrow Z$	None	3
CALL	k	Direct Subroutine Call	$PC \leftarrow k$	None	4
RET		Subroutine Return	$PC \leftarrow \text{STACK}$	None	4
RETI		Interrupt Return	$PC \leftarrow \text{STACK}$	I	4
CPSE	Rd, Rr	Compare, Skip if Equal	If $(Rd = Rr)$ $PC \leftarrow PC + 2$ or 3	None	1 / 2 / 3
CP	Rd, Rr	Compare	$Rd - Rr$	Z, NV, V, CH	1
CPC	Rd, Rr	Compare with Carry	$Rd - Rr - C$	Z, NV, V, CH	1
CPH	Rd, k	Compare Register with Immediate	$Rd - k$	Z, NV, V, CH	1
BRSC	Rr, b	Skip if Bit in Register Cleared	If $(Rr[b])$ $PC \leftarrow PC + 2$ or 3	None	1 / 2 / 3
BRSE	Rr, b	Skip if Bit in Register is Set	If $(Rr[b])$ $PC \leftarrow PC + 2$ or 3	None	1 / 2 / 3
BRCC	P, b	Skip if Bit in I/O Register Cleared	If $(Rr[b])$ $PC \leftarrow PC + 2$ or 3	None	1 / 2 / 3
BRSE	P, b	Skip if Bit in I/O Register is Set	If $(Rr[b])$ $PC \leftarrow PC + 2$ or 3	None	1 / 2 / 3
BRSH	a, k	Branch if Status Flag Set	If $(SRSH(a)) = 1$ then $PC \leftarrow PC + k + 1$	None	1 / 2
BRSC	a, k	Branch if Status Flag Cleared	If $(SRSH(a)) = 0$ then $PC \leftarrow PC + k + 1$	None	1 / 2
BRBE	k	Branch if Equal	If $(Z = 0)$ then $PC \leftarrow PC + k + 1$	None	1 / 2
BRCS	k	Branch if Carry Set	If $(C = 1)$ then $PC \leftarrow PC + k + 1$	None	1 / 2
BRCC	k	Branch if Carry Cleared	If $(C = 0)$ then $PC \leftarrow PC + k + 1$	None	1 / 2
BRSH	k	Branch if Same or Higher	If $(C = 0)$ then $PC \leftarrow PC + k + 1$	None	1 / 2
BRLO	k	Branch if Lower	If $(C = 1)$ then $PC \leftarrow PC + k + 1$	None	1 / 2
BRMI	k	Branch if Minus	If $(S = 1)$ then $PC \leftarrow PC + k + 1$	None	1 / 2
BRPL	k	Branch if Plus	If $(S = 0)$ then $PC \leftarrow PC + k + 1$	None	1 / 2
BRGE	k	Branch if Greater or Equal, Signed	If $(S \& V = 0)$ then $PC \leftarrow PC + k + 1$	None	1 / 2
BRLT	k	Branch if Less Than Zero, Signed	If $(S \& V = 1)$ then $PC \leftarrow PC + k + 1$	None	1 / 2
BRHS	k	Branch if Half Carry Flag Set	If $(H = 1)$ then $PC \leftarrow PC + k + 1$	None	1 / 2
BRHC	k	Branch if Half Carry Flag Cleared	If $(H = 0)$ then $PC \leftarrow PC + k + 1$	None	1 / 2
BRIF	k	Branch if I Flag Set	If $(I = 1)$ then $PC \leftarrow PC + k + 1$	None	1 / 2
BRIC	k	Branch if I Flag Cleared	If $(I = 0)$ then $PC \leftarrow PC + k + 1$	None	1 / 2
BRDF	k	Branch if Overflow Flag is Set	If $(V = 1)$ then $PC \leftarrow PC + k + 1$	None	1 / 2
BRDF	k	Branch if Overflow Flag is Cleared	If $(V = 0)$ then $PC \leftarrow PC + k + 1$	None	1 / 2

Mnemonics	Operands	Description	Operation	Flags	#Clocks
BRSE	k	Branch if Interrupt Enabled	$I(I = 1) \text{ then } PC \leftarrow PC + k + 1$	None	1/3
BRSD	k	Branch if Interrupt Disabled	$I(I = 0) \text{ then } PC \leftarrow PC + k + 1$	None	1/3
DATA TRANSFER INSTRUCTIONS					
MOV	Rd, Rr	Move Between Registers	$Rd \leftarrow Rr$	None	1
MOVW	Rd, Rr	Copy Register Word	$Rd \leftarrow Rr \leftarrow Rr + 1$	None	1
LDI	Rd, k	Load Immediate	$Rd \leftarrow k$	None	1
LD	Rd, X	Load Indirect	$Rd \leftarrow (X)$	None	2
LD	Rd, X+	Load Indirect and Post-Inc.	$Rd \leftarrow (X); X \leftarrow X + 1$	None	2
LD	Rd, -X	Load Indirect and Pre-Dec.	$X \leftarrow X - 1; Rd \leftarrow (X)$	None	2
LD	Rd, Y	Load Indirect	$Rd \leftarrow (Y)$	None	2
LD	Rd, Y+	Load Indirect and Post-Inc.	$Rd \leftarrow (Y); Y \leftarrow Y + 1$	None	2
LD	Rd, -Y	Load Indirect and Pre-Dec.	$Y \leftarrow Y - 1; Rd \leftarrow (Y)$	None	2
LDD	Rd, Y+q	Load Indirect with Displacement	$Rd \leftarrow (Y + q)$	None	2
LD	Rd, Z	Load Indirect	$Rd \leftarrow (Z)$	None	2
LD	Rd, Z+	Load Indirect and Post-Inc.	$Rd \leftarrow (Z); Z \leftarrow Z + 1$	None	2
LD	Rd, -Z	Load Indirect and Pre-Dec.	$Z \leftarrow Z - 1; Rd \leftarrow (Z)$	None	2
LDD	Rd, Z+q	Load Indirect with Displacement	$Rd \leftarrow (Z + q)$	None	2
LDS	Rd, k	Load Direct from SRAM	$Rd \leftarrow (k)$	None	2
ST	X, Rr	Store Indirect	$(X) \leftarrow Rr$	None	2
ST	X+, Rr	Store Indirect and Post-Inc.	$(X) \leftarrow Rr; X \leftarrow X + 1$	None	2
ST	-X, Rr	Store Indirect and Pre-Dec.	$X \leftarrow X - 1; (X) \leftarrow Rr$	None	2
ST	Y, Rr	Store Indirect	$(Y) \leftarrow Rr$	None	2
ST	Y+, Rr	Store Indirect and Post-Inc.	$(Y) \leftarrow Rr; Y \leftarrow Y + 1$	None	2
ST	-Y, Rr	Store Indirect and Pre-Dec.	$Y \leftarrow Y - 1; (Y) \leftarrow Rr$	None	2
STD	Y+q, Rr	Store Indirect with Displacement	$(Y + q) \leftarrow Rr$	None	2
ST	Z, Rr	Store Indirect	$(Z) \leftarrow Rr$	None	2
ST	Z+, Rr	Store Indirect and Post-Inc.	$(Z) \leftarrow Rr; Z \leftarrow Z + 1$	None	2
ST	-Z, Rr	Store Indirect and Pre-Dec.	$Z \leftarrow Z - 1; (Z) \leftarrow Rr$	None	2
STD	Z+q, Rr	Store Indirect with Displacement	$(Z + q) \leftarrow Rr$	None	2
STS	k, Rr	Store Direct to SRAM	$(k) \leftarrow Rr$	None	2
LPM		Load Program Memory	$R0 \leftarrow (Z)$	None	2
LPM	Rd, Z	Load Program Memory	$Rd \leftarrow (Z)$	None	2
LPM	Rd, Z+	Load Program Memory and Post-Inc.	$Rd \leftarrow (Z); Z \leftarrow Z + 1$	None	2
SPM		Store Program Memory	$(Z) \leftarrow R0$	None	-
IN	Rd, P	In Port	$Rd \leftarrow P$	None	1
OUT	P, Rr	Out Port	$P \leftarrow Rr$	None	1
PUSH	Rr	Push Register on Stack	$STACK \leftarrow Rr$	None	2
POP	Rd	Pop Register from Stack	$Rd \leftarrow STACK$	None	2
BIT AND BIT-TEST INSTRUCTIONS					
BSR	P, b	Set Bit in I/O Register	$IOP(b) \leftarrow 1$	None	2
CLR	P, b	Clear Bit in I/O Register	$IOP(b) \leftarrow 0$	None	2
LSL	Rd	Logical Shift Left	$Register(i) \leftarrow Register(i-1); Register(0) \leftarrow 0$	Z, C, NV	1
LSR	Rd	Logical Shift Right	$Register(i) \leftarrow Register(i+1); Register(7) \leftarrow 0$	Z, C, NV	1
ROL	Rd	Rotate Left Through Carry	$Register(i) \leftarrow Register(i-1); Register(0) \leftarrow Register(7)$	Z, C, NV	1
ROR	Rd	Rotate Right Through Carry	$Register(7) \leftarrow Register(0); Register(i) \leftarrow Register(i+1); Register(0) \leftarrow Register(7)$	Z, C, NV	1
ARR	Rd	Arithmetic Shift Right	$Register(i) \leftarrow Register(i+1), n=0..6$	Z, C, NV	1
SWAP	Rd	Swap Nibbles	$Register(0) \leftarrow Register(4); Register(4) \leftarrow Register(0)$	None	1
SBSET	a	Flag Set	$SRSG(a) \leftarrow 1$	SRSG(a)	1
SBCLR	a	Flag Clear	$SRSG(a) \leftarrow 0$	SRSG(a)	1
SBT	Rr, b	Bit Store from Register to T	$T \leftarrow Register(b)$	T	1
BLD	Rd, b	Bit Load from T to Register	$Register(b) \leftarrow T$	None	1
SEC		Set Carry	$C \leftarrow 1$	C	1
CLC		Clear Carry	$C \leftarrow 0$	C	1
SEN		Set Negative Flag	$N \leftarrow 1$	N	1
CLN		Clear Negative Flag	$N \leftarrow 0$	N	1
SEZ		Set Zero Flag	$Z \leftarrow 1$	Z	1
CLZ		Clear Zero Flag	$Z \leftarrow 0$	Z	1
SEI		Global Interrupt Enable	$I \leftarrow 1$	I	1
CLI		Global Interrupt Disable	$I \leftarrow 0$	I	1
SEB		Set Signed Test Flag	$S \leftarrow 1$	S	1
CLB		Clear Signed Test Flag	$S \leftarrow 0$	S	1
SEV		Set Two's Complement Overflow	$V \leftarrow 1$	V	1
CLV		Clear Two's Complement Overflow	$V \leftarrow 0$	V	1
SET		Set T in SRSG	$T \leftarrow 1$	T	1
CLT		Clear T in SRSG	$T \leftarrow 0$	T	1
SEH		Set Half Carry Flag in SRSG	$H \leftarrow 1$	H	1





Mnemonics	Operands	Description	Operation	Flags	#Clocks
CLH		Clear Half-Carry Flag in SREG	$H \leftarrow 0$	H	1
MCU CONTROL INSTRUCTIONS					
NOP		No Operation		None	1
SLEEP		Sleep	(see specific descr. for Sleep function)	None	1
WDR		Watchdog Reset	(see specific descr. for WDR/timer)	None	1
BREAK		Break	For On-Chip Debug Only	None	N/A

Ordering Information

Speed (MHz)	Power Supply	Ordering Code	Package	Operation Range
8	2.7 - 5.5V	ATmega16L-8AC ATmega16L-8PC ATmega16L-8MC	44A 40P6 44M1	Commercial (0°C to 70°C)
		ATmega16L-8AI ATmega16L-8PI ATmega16L-8MI	44A 40P6 44M1	Industrial (-40°C to 85°C)
16	4.5 - 5.5V	ATmega16-16AC ATmega16-16PC ATmega16-16MC	44A 40P6 44M1	Commercial (0°C to 70°C)
		ATmega16-16AI ATmega16-16PI ATmega16-16MI	44A 40P6 44M1	Industrial (-40°C to 85°C)


Package Type	
44A	44-lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP)
40P6	40-pin, 0.600" Wide, Plastic Dual In-line Package (PDIP)
44M1	44-pad, 7 x 7 x 1.0 mm body, lead pitch 0.50 mm, Micro Lead Frame Package (MLF)






Packaging Information

44A




40P6





44M1



Erratas

The revision letter in this section refers to the revision of the ATmega16 device.

ATmega16(L) Rev. G.

There are no errata for this revision of ATmega16.

ATmega16(L) Rev. H.

There are no errata for this revision of ATmega16.





Data Sheet Change Log for ATmega16

Changes from Rev. 2466B-09/01 to Rev. 2466C-03/02

This section contains a log on the changes made to the data sheet for ATmega16.

All page numbers refer to this document.

1. Updated typical EEPROM programming time, Table 1 on page 18.
2. Updated typical start-up time in the following tables:
Table 3 on page 23, Table 5 on page 25, Table 6 on page 26, Table 8 on page 27, Table 9 on page 27, and Table 10 on page 28.
3. Updated Table 17 on page 41 with typical WDT Time-out.
4. Added Some Preliminary Test Limits and Characterization Data.
Removed some of the TBD's in the following tables and pages:
Table 15 on page 36, Table 16 on page 40, Table 116 on page 272 (table removed in document review #D), "Electrical Characteristics" on page 290, Table 119 on page 292, Table 121 on page 294, and Table 122 on page 296.
5. Updated TWI Chapter.
Added the note at the end of the "Bit Rate Generator Unit" on page 177.
6. Corrected description of ADSC bit in "ADC Control and Status Register A – ADCSRA" on page 218.
7. Improved description on how to do a polarity check of the ADC diff results in "ADC Conversion Result" on page 216.
8. Added JTAG version number for rev. H in Table 87 on page 228.
9. Added note regarding OCDEN Fuse below Table 106 on page 280.
10. Updated Programming Figures:
Figure 127 on page 262 and Figure 136 on page 273 are updated to also reflect that AVCC must be connected during Programming mode. Figure 131 on page 269 added to illustrate how to program the fuses.
11. Added a note regarding usage of the "PROG_PAGELOAD (#8)" on page 278 and "PROG_PAGEREAD (#7)" on page 278.
12. Removed alternative algorithm for leaving JTAG Programming mode.
See "Leaving Programming Mode" on page 287.
13. Added Calibrated RC Oscillator characterization curves in section "ATmega16 Typical Characteristics – Preliminary Data" on page 288.
14. Corrected ordering code for MLF package (16MHz) in "Ordering Information" on page 11.
15. Corrected Table 80, "Scan Signals for the Oscillators⁽¹⁾⁽²⁾⁽³⁾", on page 234.

Changes from Rev. 2466C-03/02 to Rev. 2466D-09/02

All page numbers refer to this document.

1. Changed all Flash write/erase cycles from 1,000 to 10,000.
2. Updated the following tables: Table 4 on page 24, Table 15 on page 38, Table 42 on page 82, Table 46 on page 108, Table 48 on page 108, Table 69 on page 141, Table 87 on page 168, Table 90 on page 234, Table 102 on page 268, "DC Characteristics" on page 290, Table 119 on page 292, Table 121 on page 294, and Table 122 on page 298.
3. Updated "Erratas" on page 16.

Changes from Rev. 2466D-09/02 to Rev. 2466E-10/02

All page numbers refer to this document.

1. Updated "DC Characteristics" on page 290.

Changes from Rev. 2466E-10/02 to Rev. 2466F-02/03

All page numbers refer to this document.


1. Added note about masking out unused bits when reading the Program Counter in "Stack Pointer" on page 10.
2. Added Chip Erase as a first step in "Programming the Flash" on page 287 and "Programming the EEPROM" on page 288.
3. Added the section "Unconnected pins" on page 63.
4. Added tips on how to disable the OCD system in "On-chip Debug System" on page 34.
5. Removed reference to the "Multi-purpose Oscillator" application note and "32 kHz Crystal Oscillator" application note, which do not exist.
6. Added information about PWM symmetry for Timer0 and Timer2.
7. Added note in "Filling the Temporary Buffer (Page Loading)" on page 263 about writing to the EEPROM during an SPM Page Load.
8. Removed ADHSM completely.
9. Added Table 73, "TWI Bit Rate Precoater," on page 181 to describe the TWP3 bits in the "TWI Status Register – TWSR" on page 180.
10. Added section "Default Clock Source" on page 23.
11. Added note about frequency variation when using an external clock. Note added in "External Clock" on page 28. An extra row and a note added in Table 118 on page 292.
12. Various minor TWI corrections.
13. Added "Power Consumption" data in "Features" on page 1.
14. Added section "EEPROM Writes During Power-down Sleep Mode" on page 20.





- 15. Added note about Differential Mode with Auto Triggering in "Prescaling and Conversion Timing" on page 208.
- 16. Added updated "Packaging Information" on page 12.

16 x 2 Character LCD



FEATURES

- 5 x 8 dots with cursor
- Built-In controller (KS 0066 or Equivalent)
- + 5V power supply (Also available for + 3V)
- 1/16 duty cycle
- BiL to be driven by pin 1, pin 2 or pin 15, pin 16 or A.K (LED)
- N.V. optional for + 3V power supply

MECHANICAL DATA		
ITEM	STANDARD VALUE	UNIT
Module Dimension	80.0 x 36.0	mm
Viewing Area	68.0 x 18.0	mm
Dot Size	0.56 x 0.68	mm
Character Size	2.96 x 5.58	mm

ABSOLUTE MAXIMUM RATING					
ITEM	SYMBOL	STANDARD VALUE			UNIT
		MIN.	TYR.	MAX.	
Power Supply	VDD-VSS	- 0.3	-	7.0	V
Input Voltage	VI	- 0.3	-	VDD	V

NOTE: VSS = 0 Volt, VDD = 5.0 Volt

ELECTRICAL SPECIFICATIONS							
ITEM	SYMBOL	CONDITION	STANDARD VALUE			UNIT	
			MIN.	TYR.	MAX.		
Input Voltage	VDD	VDD = + 5V	4.7	5.0	5.3	V	
		VDD = + 3V	2.7	3.0	5.3	V	
Supply Current	IDD	VDD = 5V	-	1.2	3.0	mA	
Recommended LC Driving Voltage for Normal Temp. Version Module	VDD - V0	- 20 °C	-	-	-	V	
		0°C	4.2	4.8	5.1		
		25°C	3.8	4.2	4.6		
		50°C	3.8	4.0	4.4		
LED Forward Voltage	VF	25°C	-	4.2	4.6	V	
LED Forward Current	IF	25°C	Array	-	130	260	mA
			Edge	-	20	40	
EL Power Supply Current	IEL	Vel = 110VAC:400Hz	-	-	5.0	mA	

DISPLAY CHARACTER ADDRESS CODE:																
Display Position	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
DD RAM Address	00	01														0F
DD RAM Address	40	41														4F

PIN NUMBER	SYMBOL	FUNCTION
1	Vss	GND
2	Vdd	+ 3V or + 5V
3	V ₀	Contrast Adjustment
4	RS	H/L Register Select Signal
5	R/W	H/L Read/Write Signal
6	E	H → L Enable Signal
7	DB0	H/L Data Bus Line
8	DB1	H/L Data Bus Line
9	DB2	H/L Data Bus Line
10	DB3	H/L Data Bus Line
11	DB4	H/L Data Bus Line
12	DB5	H/L Data Bus Line
13	DB6	H/L Data Bus Line
14	DB7	H/L Data Bus Line
15	A/Vss	+ 4.2V for LED/Negative Voltage Output
16	K	Power Supply for B/L (OV)

DIMENSIONS in millimeters

