


**LAMPIRAN A**  
**FOTO ALAT**



Rangkaian penguat *microphone* dan *low pass filter*



Rangkaian *Graphic Liquid Crystal Display*



Rangkaian *microcontroller* dan *Liquid Crystal Display*



Rangkaian Penampil Spektrum Frekuensi Portable Berbasis Mikrokontroler ATmega16

**LAMPIRAN B**  
**KODE PROGRAM PADA ATMEGA 16**

```

/*****
*****

This program was produced by the
CodeWizardAVR V1.25.3 Standard
Automatic Program Generator

© Copyright 1998-2007 Pavel Haiduc, HP
InfoTech s.r.l.

http://www.hpinfotech.com

Project :
Version :
Date   : 8/28/2010
Author : F4CG
Company : F4CG

Comments:

Chip type      : ATmega16
Program type   : Application
Clock frequency : 4.000000 MHz
Memory model   : Small
External SRAM size : 0
Data Stack size : 512
*****/

#include <mega32.h>
#include <stdio.h>
#include <stdlib.h>
#include <math.h>
#include <delay.h>

#define rs PORTD.0
#define rw PORTD.1
#define e  PORTD.2
#define cs1 PORTD.3
#define cs2 PORTD.4
#define rst PORTD.5
#define data PORTC

// Alphanumeric LCD Module functions
#asm
.equ __lcd_port=0x18 ;PORTB
#endasm
#include <lcd.h>

#define ADC_VREF_TYPE 0x60

// Read the 8 most significant bits
// of the AD conversion result

```

```

unsigned char read_adc(unsigned char
adc_input)
{
ADMUX=adc_input | (ADC_VREF_TYPE &
0xff);

// Start the AD conversion

ADCSRA|=0x40;

// Wait for the AD conversion to complete
while ((ADCSRA & 0x10)==0);

ADCSRA|=0x10;

return ADCH;
}

// Declare your global variables here

flash unsigned char gambar10[8]=
{0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x80};

flash unsigned char gambar11[8]=
{0x00,0x00,0x00,0x00,0x00,0x00,0x00,0Xc0};

flash unsigned char gambar12[8]=
{0x00,0x00,0x00,0x00,0x00,0x00,0x00,0Xe0};

flash unsigned char gambar13[8]=
{0x00,0x00,0x00,0x00,0x00,0x00,0x00,0Xf0};

flash unsigned char gambar14[8]=
{0x00,0x00,0x00,0x00,0x00,0x00,0x00,0Xf8};

flash unsigned char gambar15[8]=
{0x00,0x00,0x00,0x00,0x00,0x00,0x00,0Xfc};

flash unsigned char gambar16[8]=
{0x00,0x00,0x00,0x00,0x00,0x00,0x00,0Xfe};

flash unsigned char gambar17[8]=
{0x00,0x00,0x00,0x00,0x00,0x00,0x00,0Xff};

flash unsigned char gambar20[8]=
{0x00,0x00,0x00,0x00,0x00,0x00,0x80,0Xff};

flash unsigned char gambar21[8]=
{0x00,0x00,0x00,0x00,0x00,0x00,0Xc0,0Xff};

flash unsigned char gambar22[8]=
{0x00,0x00,0x00,0x00,0x00,0x00,0Xe0,0Xff};

flash unsigned char gambar23[8]=
{0x00,0x00,0x00,0x00,0x00,0x00,0Xf0,0Xff};

flash unsigned char gambar24[8]=
{0x00,0x00,0x00,0x00,0x00,0x00,0Xf8,0Xff};

flash unsigned char gambar25[8]=
{0x00,0x00,0x00,0x00,0x00,0x00,0Xfc,0Xff};

flash unsigned char gambar26[8]=
{0x00,0x00,0x00,0x00,0x00,0x00,0Xfe,0Xff};

flash unsigned char gambar27[8]=
{0x00,0x00,0x00,0x00,0x00,0x00,0Xff,0Xff};

flash unsigned char gambar30[8]=
{0x00,0x00,0x00,0x00,0x00,0x80,0Xff,0Xff};

flash unsigned char gambar31[8]=
{0x00,0x00,0x00,0x00,0x00,0Xc0,0Xff,0Xff};

flash unsigned char gambar32[8]=
{0x00,0x00,0x00,0x00,0x00,0Xe0,0Xff,0Xff};

```

```

flash unsigned char gambar33[8]=
{0x00,0x00,0x00,0x00,0x00,0Xf0,0Xff,0Xff};
flash unsigned char gambar34[8]=
{0x00,0x00,0x00,0x00,0x00,0Xf8,0Xff,0Xff};
flash unsigned char gambar35[8]=
{0x00,0x00,0x00,0x00,0x00,0Xfc,0Xff,0Xff};
flash unsigned char gambar36[8]=
{0x00,0x00,0x00,0x00,0x00,0Xfe,0Xff,0Xff};
flash unsigned char gambar37[8]=
{0x00,0x00,0x00,0x00,0x00,0Xff,0Xff,0Xff};
flash unsigned char gambar40[8]=
{0x00,0x00,0x00,0x00,0x80,0Xff,0Xff,0Xff};
flash unsigned char gambar41[8]=
{0x00,0x00,0x00,0x00,0Xc0,0Xff,0Xff,0Xff};
flash unsigned char gambar42[8]=
{0x00,0x00,0x00,0x00,0Xe0,0Xff,0Xff,0Xff};
flash unsigned char gambar43[8]=
{0x00,0x00,0x00,0x00,0Xf0,0Xff,0Xff,0Xff};
flash unsigned char gambar44[8]=
{0x00,0x00,0x00,0x00,0Xf8,0Xff,0Xff,0Xff};
flash unsigned char gambar45[8]=
{0x00,0x00,0x00,0x00,0Xfc,0Xff,0Xff,0Xff};
flash unsigned char gambar46[8]=
{0x00,0x00,0x00,0x00,0Xfe,0Xff,0Xff,0Xff};
flash unsigned char gambar47[8]=
{0x00,0x00,0Xf0,0Xff,0Xff,0Xff,0xFF,0xFF};

flash unsigned char gambar50[8]=
{0x00,0x00,0x00,0x80,0Xff,0Xff,0Xff,0Xff};
flash unsigned char gambar51[8]=
{0x00,0x00,0x00,0Xc0,0Xff,0Xff,0Xff,0Xff};
flash unsigned char gambar52[8]=
{0x00,0x00,0x00,0Xe0,0Xff,0Xff,0Xff,0Xff};
flash unsigned char gambar53[8]=
{0x00,0x00,0x00,0Xf0,0Xff,0Xff,0Xff,0Xff};
flash unsigned char gambar54[8]=
{0x00,0x00,0x00,0Xf8,0Xff,0Xff,0Xff,0Xff};
flash unsigned char gambar55[8]=
{0x00,0x00,0x00,0Xfc,0Xff,0Xff,0Xff,0Xff};
flash unsigned char gambar56[8]=
{0x00,0x00,0x00,0Xfe,0Xff,0Xff,0Xff,0Xff};
flash unsigned char gambar57[8]=
{0x00,0x00,0x00,0Xff,0Xff,0Xff,0Xff,0Xff};
flash unsigned char gambar60[8]=
{0x00,0x00,0x80,0Xff,0Xff,0Xff,0Xff,0Xff};
flash unsigned char gambar61[8]=
{0x00,0x00,0Xc0,0Xff,0Xff,0Xff,0Xff,0Xff};
flash unsigned char gambar62[8]=
{0x00,0x00,0Xe0,0Xff,0Xff,0Xff,0Xff,0Xff};
flash unsigned char gambar63[8]=
{0x00,0x00,0Xf0,0Xff,0Xff,0Xff,0xFF,0xFF};

```

```

flash unsigned char gambar64[8]=
{0x00,0x00,0xF8,0xFF,0xFF,0xFF,0xFF,0xFF};

flash unsigned char gambar65[8]=
{0x00,0x00,0xFC,0xFF,0xFF,0xFF,0xFF,0xFF}
;

flash unsigned char gambar66[8]=
{0x00,0x00,0xFE,0xFF,0xFF,0xFF,0xFF,0xFF}
;

flash unsigned char gambar67[8]=
{0x00,0x00,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF}
;

flash unsigned char gambar70[8]=
{0x00,0x80,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF}
;

flash unsigned char gambar71[8]=
{0x00,0xC0,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF}
;

flash unsigned char gambar72[8]=
{0x00,0xE0,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF}
;

flash unsigned char gambar73[8]=
{0x00,0xF0,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF}
;

flash unsigned char gambar74[8]=
{0x00,0xF8,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF}
;

flash unsigned char gambar75[8]=
{0x00,0xFC,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF}
;

```

```

flash unsigned char gambar76[8]=
{0x00,0xFE,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF}
;

flash unsigned char gambar77[8]=
{0x00,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF}
;

flash unsigned char gambar80[8]=
{0x80,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF}
;

flash unsigned char gambar81[8]=
{0xC0,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF}
};

flash unsigned char gambar82[8]=
{0xE0,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF}
;

flash unsigned char gambar83[8]=
{0xF0,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF}
;

flash unsigned char gambar84[8]=
{0xF8,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF}
;

flash unsigned char gambar85[8]=
{0xFC,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF}
};

flash unsigned char gambar86[8]=
{0xFE,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF}
};

flash unsigned char gambar87[8]=

```



```

{0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF}
;
unsigned char x,y;
unsigned int n;
unsigned char adc[128];
float f[128],s,q;
char buffer[128];

void display(unsigned char a)
{
e=1;
rs=0;
rw=0;
data=0x3E|a;
delay_us(1);
e=0;
delay_us(1);

}

void yadd(unsigned char a)
{
e=1;
rs=0;
rw=0;
data=0x40|a;
delay_us(1);
e=0;
delay_us(1);
}

void xadd(unsigned char a)
{
e=1;
rs=0;
rw=0;
data=0xB8|a;
delay_us(1);
e=0;
delay_us(1);
}

void zadd(unsigned char a)
{
e=1;
rs=0;
rw=0;
data=0xC0|a;
delay_us(1);
e=0;
delay_us(1);
}

void write(unsigned char a)

```

```

{
e=1;
rs=1;
rw=0;
data=0x00|a;
delay_us(1);
e=0;
delay_us(1);
}

void main(void)
{
// Declare your local variables here

// Input/Output Ports initialization
// Port A initialization
// Func7=In Func6=In Func5=In Func4=In
Func3=In Func2=In Func1=In Func0=In

// State7=T State6=T State5=T State4=T
State3=T State2=T State1=T State0=T

PORTA=0x00;
DDRA=0x00;

// Port B initialization
// Func7=In Func6=In Func5=In Func4=In
Func3=In Func2=In Func1=In Func0=In

// State7=T State6=T State5=T State4=T
State3=T State2=T State1=T State0=T

PORTB=0x00;
DDRB=0x00;

// Port C initialization
// Func7=In Func6=In Func5=In Func4=In
Func3=In Func2=In Func1=In Func0=In

// State7=T State6=T State5=T State4=T
State3=T State2=T State1=T State0=T

PORTC=0x00;
DDRC=0xFF;

// Port D initialization
// Func7=In Func6=In Func5=In Func4=In
Func3=In Func2=In Func1=In Func0=In

// State7=T State6=T State5=T State4=T
State3=T State2=T State1=T State0=T

PORTD=0x00;
DDRD=0xFF;

// Timer/Counter 0 initialization
// Clock source: System Clock
// Clock value: Timer 0 Stopped
// Mode: Normal top=FFh
// OC0 output: Disconnected

TCCR0=0x00;
TCNT0=0x00;

```

```
OCR0=0x00; // Timer/Counter 2 initialization
// Timer/Counter 1 initialization // Clock source: System Clock
// Clock source: System Clock // Clock value: Timer 2 Stopped
// Clock value: Timer 1 Stopped // Mode: Normal top=FFh
// Mode: Normal top=FFFFh // OC2 output: Disconnected
// OC1A output: Discon. ASSR=0x00;
// OC1B output: Discon. TCCR2=0x00;
// Noise Canceler: Off TCNT2=0x00;
// Input Capture on Falling Edge OCR2=0x00;
// Timer 1 Overflow Interrupt: Off
// Input Capture Interrupt: Off // External Interrupt(s) initialization
// Compare A Match Interrupt: Off // INT0: Off
// Compare B Match Interrupt: Off // INT1: Off
// INT2: Off
TCCR1A=0x00; MCUCR=0x00;
TCCR1B=0x00; MCUCSR=0x00;
TCNT1H=0x00;
TCNT1L=0x00; // Timer(s)/Counter(s) Interrupt(s) initialization
TIMSK=0x00;

ICR1H=0x00; // Analog Comparator initialization
ICR1L=0x00; // Analog Comparator: Off
OCR1AH=0x00; // Analog Comparator Input Capture by
OCR1AL=0x00; Timer/Counter 1: Off
OCR1BH=0x00;
OCR1BL=0x00; ACSR=0x80;
SFIOR=0x00;
```

```

// ADC initialization
// ADC Clock frequency: 1000.000 kHz
// ADC Voltage Reference: AVCC pin
// Only the 8 most significant bits of
// the AD conversion result are used
ADMUX=ADC_VREF_TYPE & 0xff;
ADCSRA=0x82;

// LCD module initialization
lcd_init(16);

while (1) {
    rst = 1;
    display(1);
    for (y = 0; y < 128; y++) {
        for (x = 0; x < 8; x++) {
            if (y < 64) {
                cs1 = 1;
                cs2 = 0;
            } else {
                cs1 = 0;
                cs2 = 1;
            }
            xadd(x);
            yadd(y);
            zadd(0);
            write(0x00);
            delay_us(1);
        }
    }
    cs1 = 1;
    cs2 = 0;
    for (y = 0; y < 128; y++) {
        adc[y] = read_adc(6);
        delay_us(120);
    }
    for (y = 0; y < 128; y++) {
        rst = 1;
        display(1);
        if(y<64){
            s = 0;
            q = 0;
            for (n = 0; n < 128; n++) {
                s = s + (adc[n] * cos((6.2831) * y * n /
                128));
                q = q + (adc[n] * sin((6.2831) * y * n /
                128));
            }
            f[y] = sqrt((s * s + q * q));
        }
    }
}

```

```

}
else{
    if(y==64){
        f[y] = f[63];
    }
    else{
        f[y] = f[128-y];
    }
}
lcd_clear();
lcd_gotoxy(0, 0);
13print(buffer, "f[%u] = %f", y, f[y]);
lcd_puts(buffer);

for (x = 0; x < 8; x++) {
    if (y >=64&&y<=127) {
        cs1 = 1;
        cs2 = 0;
    }
    else {
        cs1 = 0;
        cs2 = 1;
    }
}

if (f[y] <= 150) {
    xadd(x);
    yadd(y);
}
else if (f[y] > 150 && f[y] <= 175) {
    zadd(0);
    write(gambar10[x]);
    delay_us(1);
}
else if (f[y] >= 175 && f[y] <= 200) {
    xadd(x);
    yadd(y);
    zadd(0);
    write(gambar11[x]);
    delay_us(1);
}
else if (f[y] >= 200 && f[y] <= 225) {
    xadd(x);
    yadd(y);
    zadd(0);
    write(gambar12[x]);
    delay_us(1);
}
else if (f[y] >= 225 && f[y] <= 250) {
    xadd(x);
}

```

```

yadd(y);
zadd(0);
write(gambar14[x]);
delay_us(1);
} else if (f[y] >= 250 && f[y] <= 275) {
    xadd(x);
    yadd(y);
    zadd(0);
    write(gambar15[x]);
    delay_us(1);
} else if (f[y] >= 275 && f[y] <= 300) {
    xadd(x);
    yadd(y);
    zadd(0);
    write(gambar16[x]);
    delay_us(1);
} else if (f[y] >= 300 && f[y] <= 325) {
    xadd(x);
    yadd(y);
    zadd(0);
    write(gambar17[x]);
    delay_us(1);
} else if (f[y] >= 325 && f[y] <= 350) {
    xadd(x);
    yadd(y);
    zadd(0);
    write(gambar20[x]);
    delay_us(1);
} else if (f[y] >= 350 && f[y] <= 375) {
    xadd(x);
    yadd(y);
    zadd(0);
    write(gambar21[x]);
    delay_us(1);
} else if (f[y] >= 375 && f[y] <= 400) {
    xadd(x);
    yadd(y);
    zadd(0);
    write(gambar22[x]);
    delay_us(1);
} else if (f[y] >= 400 && f[y] <= 425) {
    xadd(x);
    yadd(y);
    zadd(0);
    write(gambar23[x]);
    delay_us(1);
} else if (f[y] >= 425 && f[y] <= 450) {
    xadd(x);
    yadd(y);
    zadd(0);

```

```

write(gambar24[x]);
delay_us(1);
} else if (f[y] >= 450 && f[y] <= 475) {
    xadd(x);
    yadd(y);
    zadd(0);
    write(gambar25[x]);
    delay_us(1);
} else if (f[y] >= 475 && f[y] <= 500) {
    xadd(x);
    yadd(y);
    zadd(0);
    write(gambar26[x]);
    delay_us(1);
} else if (f[y] >= 500 && f[y] <= 525) {
    xadd(x);
    yadd(y);
    zadd(0);
    write(gambar27[x]);
    delay_us(1);
} else if (f[y] >= 525 && f[y] <= 550) {
    xadd(x);
    yadd(y);
    zadd(0);
    write(gambar30[x]);
    delay_us(1);
} else if (f[y] >= 550 && f[y] <= 575) {
    xadd(x);
    yadd(y);
    zadd(0);
    write(gambar31[x]);
    delay_us(1);
} else if (f[y] >= 575 && f[y] <= 600) {
    xadd(x);
    yadd(y);
    zadd(0);
    write(gambar32[x]);
    delay_us(1);
} else if (f[y] >= 600 && f[y] <= 625) {
    xadd(x);
    yadd(y);
    zadd(0);
    write(gambar33[x]);
    delay_us(1);
} else if (f[y] >= 625 && f[y] <= 650) {
    xadd(x);
    yadd(y);
    zadd(0);
    write(gambar34[x]);
    delay_us(1);

```

```

} else if (f[y] >= 650 && f[y] <= 675) {
    xadd(x);
    yadd(y);
    zadd(0);
    write(gambar35[x]);
    delay_us(1);
} else if (f[y] > 675 && f[y] <= 700) {
    xadd(x);
    yadd(y);
    zadd(0);
    write(gambar36[x]);
    delay_us(1);
} else if (f[y] >= 700 && f[y] <= 725) {
    xadd(x);
    yadd(y);
    zadd(0);
    write(gambar37[x]);
    delay_us(1);
} else if (f[y] >= 725 && f[y] <= 750) {
    xadd(x);
    yadd(y);
    zadd(0);
    write(gambar40[x]);
    delay_us(1);
} else if (f[y] >= 750 && f[y] <= 775) {
    xadd(x);
    yadd(y);
    zadd(0);
    write(gambar41[x]);
    delay_us(1);
} else if (f[y] >= 775 && f[y] <= 800) {
    xadd(x);
    yadd(y);
    zadd(0);
    write(gambar42[x]);
    delay_us(1);
} else if (f[y] >= 800 && f[y] <= 825) {
    xadd(x);
    yadd(y);
    zadd(0);
    write(gambar43[x]);
    delay_us(1);
} else if (f[y] >= 825 && f[y] <= 850) {
    xadd(x);
    yadd(y);
    zadd(0);
    write(gambar44[x]);
    delay_us(1);
} else if (f[y] >= 850 && f[y] <= 875) {

```



```

xadd(x);
yadd(y);
zadd(0);
write(gambar45[x]);
delay_us(1);
} else if (f[y] >= 875 && f[y] <= 900) {
    xadd(x);
    yadd(y);
    zadd(0);
    write(gambar46[x]);
    delay_us(1);
} else if (f[y] >= 900 && f[y] <= 925) {
    xadd(x);
    yadd(y);
    zadd(0);
    write(gambar47[x]);
    delay_us(1);
} else if (f[y] >= 925 && f[y] <= 950) {
    xadd(x);
    yadd(y);
    zadd(0);
    write(gambar50[x]);
    delay_us(1);
} else if (f[y] >= 950 && f[y] <= 975) {
    xadd(x);
    yadd(y);
    zadd(0);
    write(gambar51[x]);
    delay_us(1);
} else if (f[y] >= 975 && f[y] <= 1000) {
    xadd(x);
    yadd(y);
    zadd(0);
    write(gambar52[x]);
    delay_us(1);
} else if (f[y] >= 1000 && f[y] <= 1025) {
    xadd(x);
    yadd(y);
    zadd(0);
    write(gambar53[x]);
    delay_us(1);
} else if (f[y] >= 1025 && f[y] <= 1050) {
    xadd(x);
    yadd(y);
    zadd(0);
    write(gambar54[x]);
    delay_us(1);
} else if (f[y] >= 1050 && f[y] <= 1075) {
    xadd(x);
    yadd(y);
    zadd(0);

```

```

    write(gambar55[x]);
    delay_us(1);
} else if (f[y] >= 1075 && f[y] <= 1100)
{
    xadd(x);
    yadd(y);
    zadd(0);
    write(gambar56[x]);
    delay_us(1);
} else if (f[y] >= 1100 && f[y] <= 1125)
{
    xadd(x);
    yadd(y);
    zadd(0);
    write(gambar57[x]);
    delay_us(1);
} else if (f[y] >= 1125 && f[y] <= 1150) {
    xadd(x);
    yadd(y);
    zadd(0);
    write(gambar60[x]);
    delay_us(1);
} else if (f[y] >= 1150 && f[y] <= 1175)
{
    xadd(x);
    yadd(y);
    zadd(0);

```

```

    write(gambar61[x]);
    delay_us(1);
} else if (f[y] >= 1175 && f[y] <= 1200)
{
    xadd(x);
    yadd(y);
    zadd(0);
    write(gambar62[x]);
    delay_us(1);
} else if (f[y] >= 1200 && f[y] <= 1225)
{
    xadd(x);
    yadd(y);
    zadd(0);
    write(gambar63[x]);
    delay_us(1);
} else if (f[y] >= 1225 && f[y] <= 1250)
{
    xadd(x);
    yadd(y);
    zadd(0);
    write(gambar64[x]);
    delay_us(1);
} else if (f[y] >= 1250 && f[y] <= 1275)
{
    xadd(x);
    yadd(y);

```

```

zadd(0);
write(gambar65[x]);
delay_us(1);
} else if (f[y] >=1275 && f[y] <= 1300)
{
xadd(x);
yadd(y);
zadd(0);
write(gambar66[x]);
delay_us(1);
} else if (f[y] >= 1300 && f[y] <= 1325)
{
xadd(x);
yadd(y);
zadd(0);
write(gambar67[x]);
delay_us(1);
} else if (f[y] >= 1325 && f[y] <= 1350) {
xadd(x);
yadd(y);
zadd(0);
write(gambar70[x]);
delay_us(1);
} else if (f[y] >= 1350 && f[y] <= 1375)
{
xadd(x);
yadd(y);
zadd(0);
write(gambar65[x]);
delay_us(1);
} else if (f[y] >=1275 && f[y] <= 1300)
{
xadd(x);
yadd(y);
zadd(0);
write(gambar66[x]);
delay_us(1);
} else if (f[y] >= 1300 && f[y] <= 1325)
{
xadd(x);
yadd(y);
zadd(0);
write(gambar67[x]);
delay_us(1);
} else if (f[y] >= 1325 && f[y] <= 1350) {
xadd(x);
yadd(y);
zadd(0);
write(gambar70[x]);
delay_us(1);
} else if (f[y] >= 1350 && f[y] <= 1375)
{
xadd(x);
yadd(y);
zadd(0);
write(gambar65[x]);
delay_us(1);
} else if (f[y] >= 1375 && f[y] <= 1400)
{
xadd(x);
yadd(y);
zadd(0);
write(gambar72[x]);
delay_us(1);
} else if (f[y] >= 1400 && f[y] <= 1425)
{
xadd(x);
yadd(y);
zadd(0);
write(gambar73[x]);
delay_us(1);
} else if (f[y] >= 1425 && f[y] <= 1450) {
xadd(x);
yadd(y);
zadd(0);
write(gambar74[x]);
delay_us(1);
} else if (f[y] >= 1450 && f[y] <= 1475)
{
xadd(x);
yadd(y);
zadd(0);
write(gambar71[x]);
delay_us(1);
} else if (f[y] >= 1375 && f[y] <= 1400)
{
xadd(x);
yadd(y);
zadd(0);
write(gambar72[x]);
delay_us(1);
} else if (f[y] >= 1400 && f[y] <= 1425)
{
xadd(x);
yadd(y);
zadd(0);
write(gambar73[x]);
delay_us(1);
} else if (f[y] >= 1425 && f[y] <= 1450) {
xadd(x);
yadd(y);
zadd(0);
write(gambar74[x]);
delay_us(1);
} else if (f[y] >= 1450 && f[y] <= 1475)
{
xadd(x);
yadd(y);
zadd(0);
write(gambar71[x]);
delay_us(1);
}

```

```

xadd(x);
yadd(y);
zadd(0);
write(gambar75[x]);
delay_us(1);
} else if (f[y] >= 1475 && f[y] <= 1500)
{
xadd(x);
yadd(y);
zadd(0);
write(gambar76[x]);
delay_us(1);
} else if (f[y] >= 1500 && f[y] <= 1525)
{
xadd(x);
yadd(y);
zadd(0);
write(gambar77[x]);
delay_us(1);
} else if (f[y] >= 1525 && f[y] <= 1550) {
xadd(x);
yadd(y);
zadd(0);
write(gambar80[x]);
delay_us(1);
} else if (f[y] >= 1550 && f[y] <= 1575) {
xadd(x);
yadd(y);
zadd(0);
write(gambar81[x]);
delay_us(1);
} else if (f[y] >= 1575 && f[y] <= 1600)
{
xadd(x);
yadd(y);
zadd(0);
write(gambar82[x]);
delay_us(1);
} else if (f[y] >= 1600 && f[y] <= 1625)
{
xadd(x);
yadd(y);
zadd(0);
write(gambar83[x]);
delay_us(1);
} else if (f[y] >= 1625 && f[y] <= 1650) {
xadd(x);
yadd(y);
zadd(0);
write(gambar84[x]);

```

```

delay_us(1);
} else if (f[y] >= 1650 && f[y] <= 1675)
{
    xadd(x);
    yadd(y);
    zadd(0);
    write(gambar85[x]);
    delay_us(1);
} else if (f[y] >= 1675 && f[y] <= 1700)
{
    xadd(x);
    yadd(y);
    zadd(0);
    write(gambar86[x]);
    delay_us(1);
} else if (f[y] >= 1700&&f[y]<=1725) {
    xadd(x);
    yadd(y);
    zadd(0);
    write(gambar87[x]);
    delay_us(1);
} else if (f[y]>1725){
    xadd(x);
    yadd(y);
    zadd(0);
    write(gambar87[x]);
    delay_us(1);
}
}
cs1 = 1;
cs2 = 1;
delay_ms(6000);
};
}



```

**LAMPIRAN C**  
**DATASHEET ATMEGA 16**

## Features

- High-performance, Low-power AVR® 8-bit Microcontroller
- Advanced RISC Architecture
  - 131 Powerful Instructions – Most Single-clock Cycle Execution
  - 32 x 8 General Purpose Working Registers
  - Fully Static Operation
  - Up to 16 MIPS Throughput at 16 MHz
  - On-chip 2-cycle Multiplier
- Nonvolatile Program and Data Memories
  - 16K Bytes of In-System Self-Programmable Flash
  - Endurance: 10,000 Write/Erase Cycles
  - Optional Boot Code Section with Independent Lock Bits
  - In-System Programming by On-chip Boot Program
  - True Read-While-Write Operation
  - 512 Bytes EEPROM
  - Endurance: 100,000 Write/Erase Cycles
  - 1K Byte Internal SRAM
  - Programming Lock for Software Security
- JTAG (IEEE std. 1149.1 Compliant) Interface
  - Boundary-scan Capabilities According to the JTAG Standard
  - Extensive On-chip Debug Support
  - Programming of Flash, EEPROM, Fuses, and Lock Bits through the JTAG Interface
- Peripheral Features
  - Two 8-bit Timer/Counters with Separate Prescalers and Compare Modes
  - One 16-bit Timer/Counter with Separate Prescaler, Compare Mode, and Capture Mode
  - Real Time Counter with Separate Oscillator
  - Four PWM Channels
  - 8-channel, 10-bit ADC
  - 8 Single-ended Channels
  - 7 Differential Channels in TQFP Package Only
  - 2 Differential Channels with Programmable Gain at 1x, 10x, or 200x
  - Byte-oriented Two-wire Serial Interface
  - Programmable Serial USART
  - Master/Slave SPI Serial Interface
  - Programmable Watchdog Timer with Separate On-chip Oscillator
  - On-chip Analog Comparator
- Special Microcontroller Features
  - Power-on Reset and Programmable Brown-out Detection
  - Internal Calibrated RC Oscillator
  - External and Internal Interrupt Sources
  - Six Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down, Standby and Extended Standby
- I/O and Packages
  - 32 Programmable I/O Lines
  - 40-pin PDIP, 44-lead TQFP, and 44-pad MUF
- Operating Voltages
  - 2.7 - 5.5V for ATmega16L
  - 4.5 - 5.5V for ATmega16
- Speed Grades
  - 0 - 8 MHz for ATmega16L
  - 0 - 16 MHz for ATmega16
- Power Consumption @ 1 MHz, 3V, and 25°C for ATmega16L
  - Active: 1.1 mA
  - Idle Mode: 0.35 mA
  - Power-down Mode: < 1 µA

**Pin Configurations** Figure 1. Pinouts ATmega16




**Disclaimer** Typical values contained in this datasheet are based on simulations and characterization of other AVR microcontrollers manufactured on the same process technology. Min and Max values will be available after the device is characterized.



**Overview** The ATmega16 is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega16 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

**Block Diagram Figure 2.** Block Diagram



The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The ATmega16 provides the following features: 16K bytes of In-System Programmable Flash Program memory with Read-While-Write capabilities, 512 bytes EEPROM, 1K byte SRAM, 32 general purpose I/O lines, 32 general purpose working registers, a JTAG interface for Boundary-scan, On-chip Debugging support and programming, three flexible Timer/Counters with compare modes, Internal and External Interrupts, a serial programmable USART, a byte oriented Two-wire Serial Interface, an 8-channel, 10-bit ADC with optional differential input stage with programmable gain (TQFP package only), a programmable Watchdog Timer with Internal Oscillator, an SPI serial port, and six software selectable power saving modes. The Idle mode stops the CPU while allowing the USART, Two-wire interface, A/D Converter, SRAM, Timer/Counters, SPI port, and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next External Interrupt or Hardware Reset. In Power-save mode, the Asynchronous Timer continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping. The ADC Noise Reduction mode stops the CPU and all I/O modules except Asynchronous Timer and ADC, to minimize switching noise during ADC conversions. In Standby mode, the crystal/resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low-power consumption. In Extended Standby mode, both the main Oscillator and the Asynchronous Timer continue to run. The device is manufactured using Atmel's high density nonvolatile memory technology.

The On-chip ISP Flash allows the program memory to be reprogrammed in-system through an SPI serial interface, by a conventional nonvolatile memory programmer, or by an On-chip Boot program running on the AVR core. The boot program can use any interface to download the application program in the Application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATmega16 is a powerful microcontroller that provides a highly-flexible and cost-effective solution to many embedded control applications. The ATmega16 AVR is supported with a full suite of program and system development tools including: C compilers, macro assemblers, program debugger/simulators, in-circuit emulators, and evaluation kits.

## Pin Descriptions

**VCC** Digital supply voltage.

**GND** Ground.

**Port A (PA7..PA0)** Port A serves as the analog inputs to the A/D Converter. Port A also serves as an 8-bit bi-directional I/O port, if the A/D Converter is not used. Port pins can provide internal pull-up resistors (selected for each bit). The Port A output buffers have symmetrical drive characteristics with both high sink and source capability. When pins PA0 to PA7 are used as inputs and are externally pulled low, they will source current if the internal pull-up resistors are activated. The Port A pins are tri-stated when a reset condition becomes active, even if the clock is not running.

**Port B (PB7..PB0)** Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running. Port B also serves the functions of various special features of the ATmega16 as listed on page 56.

**Port C (PC7..PC0)** Port C is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port C output buffers have symmetrical drive characteristics with both high sink and source

capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running. If the JTAG interface is enabled, the pull-up resistors on pins PC5(TDI), PC3(TMS) and PC2(TCK) will be activated even if a reset occurs. Port C also serves the functions of the JTAG interface and other special features of the ATmega16 as listed on page 59.

**Port D (PD7..PD0)** Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running. Port D also serves the functions of various special features of the ATmega16 as listed on page 61.

**RESET** Reset Input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running. The minimum pulse length is given in Table 15 on page 36. Shorter pulses are not guaranteed to generate a reset.

**XTAL1** Input to the inverting Oscillator amplifier and input to the internal clock operating circuit.

**XTAL2** Output from the inverting Oscillator amplifier.

**AVCC** AVCC is the supply voltage pin for Port A and the A/D Converter. It should be externally connected to Vcc, even if the ADC is not used. If the ADC is used, it should be connected to Vcc through a low-pass filter.

**AREF** AREF is the analog reference pin for the A/D Converter.

### Register Summary

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
\$3F (\$5F)	SREG	I	T	H	S	V	N	Z	C	7
\$3E (\$5E)	SPH	-	-	-	-	-	SP10	SP9	SP8	10
\$3D (\$5D)	SPL	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	10
\$3C (\$5C)	OCR0	Timer/Counter0 Output Compare Register								93
\$2B (\$5B)	QICR	INT1	INT0	INT2	-	-	-	IVSEL	IVCE	46, 67
\$3A (\$5A)	QIFR	INTF1	INTF0	INTF2	-	-	-	-	-	68
\$39 (\$59)	TIMSK	OCIE2	TOIE2	TICIE1	OCIE1A	OCIE1B	TOIE1	OCIE0	TOIE0	83, 114, 132
\$38 (\$58)	TIFR	OCF2	TOVF2	ICF1	OCF1A	OCF1B	TOV1	OCF0	TOV0	84, 115, 132
\$37 (\$57)	SPMCR	SPMIE	RWWSB	-	RWWSRE	BLBSSET	PGWRT	PGERS	SPMEN	249
\$36 (\$56)	TWCR	TWINT	TWIEA	TWSTA	TWSTD	TWNC	TWEN	-	TWIE	178
\$35 (\$55)	MCUCR	SM2	SE	SM1	SM0	ISC11	ISC10	ISC01	ISC00	30, 66
\$34 (\$54)	MCUCSR	JTD	ISC2	-	JTRF	WDRF	BORF	EXTRF	PORF	39, 67, 229
\$33 (\$53)	TCCR0	FOC0	WGM00	COM01	COM00	WGM01	CS02	CS01	CS00	81
\$32 (\$52)	TCNT0	Timer/Counter0 (8 Bits)								83
\$31 <sup>(1)</sup> (\$51) <sup>(1)</sup>	OSCCAL	Oscillator Calibration Register								28
	OCDR	On-Chip Debug Register								226
\$30 (\$50)	SFISR	ADTS2	ADTS1	ADTS0	-	ACME	FUD	FSR2	FSR10	55, 86, 133, 199, 219
\$2F (\$4F)	TCCR1A	COM1A1	COM1A0	COM1B1	COM1B0	FOC1A	FOC1B	WGM11	WGM10	109
\$2E (\$4E)	TCCR1B	ICNC1	ICES1	-	WGM13	WGM12	CS12	CS11	CS10	112
\$2D (\$4D)	TCNT1H	Timer/Counter1 - Counter Register High Byte								113
\$2C (\$4C)	TCNT1L	Timer/Counter1 - Counter Register Low Byte								113
\$2B (\$4B)	OCR1AH	Timer/Counter1 - Output Compare Register A High Byte								113
\$2A (\$4A)	OCR1AL	Timer/Counter1 - Output Compare Register A Low Byte								113
\$29 (\$49)	OCR1BH	Timer/Counter1 - Output Compare Register B High Byte								113
\$28 (\$48)	OCR1BL	Timer/Counter1 - Output Compare Register B Low Byte								113
\$27 (\$47)	ICR1H	Timer/Counter1 - Input Capture Register High Byte								114
\$26 (\$46)	ICR1L	Timer/Counter1 - Input Capture Register Low Byte								114
\$25 (\$45)	TCCR2	FOC2	WGM20	COM21	COM20	WGM21	CS22	CS21	CS20	127
\$24 (\$44)	TCNT2	Timer/Counter2 (8 Bits)								129
\$23 (\$43)	OCR2	Timer/Counter2 Output Compare Register								129
\$22 (\$42)	ASSR	-	-	-	-	AS2	TCNQUB	OCR2UB	TCR2UB	130
\$21 (\$41)	WDTOR	-	-	-	WDTOE	WDE	WDF2	WDF1	WDF0	41
\$20 <sup>(2)</sup> (\$40) <sup>(2)</sup>	UBRRH	URSEL	-	-	-	-	UBRR[11:8]			165
	UCSRC	URSEL	UMSEL	UPM1	UPM0	USBS	UCS21	UCS20	UCPOL	164
\$1F (\$3F)	EEARH	-	-	-	-	-	-	-	EEAR8	17
\$1E (\$3E)	EEARL	EEPROM Address Register Low Byte								17
\$1D (\$3D)	EEDR	EEPROM Data Register								17
\$1C (\$3C)	EEDR	-	-	-	-	EERIE	EEMWE	EEWE	EERE	17
\$1B (\$3B)	PORTA	PORTA7	PORTA6	PORTA5	PORTA4	PORTA3	PORTA2	PORTA1	PORTA0	64
\$1A (\$3A)	DDRA	DDA7	DDA6	DDA5	DDA4	DDA3	DDA2	DDA1	DDA0	64
\$19 (\$39)	PINA	PINA7	PINA6	PINA5	PINA4	PINA3	PINA2	PINA1	PINA0	64
\$18 (\$38)	PORTB	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	64
\$17 (\$37)	DDRB	DOB7	DOB6	DOB5	DOB4	DOB3	DOB2	DOB1	DOB0	64
\$16 (\$36)	PINB	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINB0	64
\$15 (\$35)	PORTC	PORTC7	PORTC6	PORTC5	PORTC4	PORTC3	PORTC2	PORTC1	PORTC0	65
\$14 (\$34)	DDRC	DDC7	DDC6	DDC5	DDC4	DDC3	DDC2	DDC1	DDC0	65
\$13 (\$33)	PINC	PINC7	PINC6	PINC5	PINC4	PINC3	PINC2	PINC1	PINC0	65
\$12 (\$32)	PORTD	PORTD7	PORTD6	PORTD5	PORTD4	PORTD3	PORTD2	PORTD1	PORTD0	65
\$11 (\$31)	DDRD	DDD7	DDD6	DDD5	DDD4	DDD3	DDD2	DDD1	DDD0	65
\$10 (\$30)	PIND	PIND7	PIND6	PIND5	PIND4	PIND3	PIND2	PIND1	PIND0	65

\$0F (\$2F)	SPDR	SPI Data Register								140
\$0E (\$2E)	SPSR	SPIF	WCOL	—	—	—	—	SPI2X	140	
\$0D (\$2D)	SPCR	SPIE	SPE	DORD	MSTR	CPOL	CPHA	SPR1	SPR0	138
\$0C (\$2C)	UDR	USART I/O Data Register								161
\$0B (\$2B)	UCSRA	RXC	TXC	UDRE	FE	DOR	PE	U2X	MPCM	162
\$0A (\$2A)	UCSRB	RXCIE	TXCIE	UDRIE	RXEN	TXEN	UCSZ2	RXB8	TXB8	163
\$09 (\$29)	UBRRL	USART Baud Rate Register Low Byte								165
\$08 (\$28)	ACSR	ACD	ACBG	ACD	ACI	ACIE	ACIC	ACIS1	ACIS0	200
\$07 (\$27)	ADMUX	REFS1	REFS0	ADLAR	MUX4	MUX3	MUX2	MUX1	MUX0	215
\$06 (\$26)	ADCSRA	ADEN	ADSC	ADATE	ADIF	ADIE	ADPS2	ADPS1	ADPS0	217
\$05 (\$25)	ADCH	ADC Data Register High Byte								218
\$04 (\$24)	ADCL	ADC Data Register Low Byte								218
\$03 (\$23)	TWDR	Two-wire Serial Interface Data Register								180
\$02 (\$22)	TWAR	TWA5	TWA4	TWA3	TWA2	TWA1	TWA0	TWGCE	180	

1. When the OCDEN Fuse is unprogrammed, the OSCCAL Register is always accessed on this address. Refer to the debugger specific documentation for details on how to use the OCD Register.
2. Refer to the USART description for details on how to access UBRRH and UCSRC.
3. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.
4. Some of the Status Flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O Register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers \$00 to \$1F only.

Instruction Set Table Summary

Instruction	Operation	Address	Access	Flags	Op Code
LDI	Load Immediate	0x00-0xFF	RW	Z, N, C, S, O, D, B, H, I	0x12
LD	Load	0x00-0xFF	RW	Z, N, C, S, O, D, B, H, I	0x13
ST	Store	0x00-0xFF	W	Z, N, C, S, O, D, B, H, I	0x14
ADD	Add	0x00-0xFF	RW	Z, N, C, S, O, D, B, H, I	0x15
ADC	Add with Carry	0x00-0xFF	RW	Z, N, C, S, O, D, B, H, I	0x16
SUB	Subtract	0x00-0xFF	RW	Z, N, C, S, O, D, B, H, I	0x17
SBC	Subtract with Carry	0x00-0xFF	RW	Z, N, C, S, O, D, B, H, I	0x18
MUL	Multiply	0x00-0xFF	RW	Z, N, C, S, O, D, B, H, I	0x19
MOV	Move	0x00-0xFF	RW	Z, N, C, S, O, D, B, H, I	0x1A
MOVW	Move Word	0x00-0xFF	RW	Z, N, C, S, O, D, B, H, I	0x1B
MOVSB	Move Signed Byte	0x00-0xFF	RW	Z, N, C, S, O, D, B, H, I	0x1C
MOVWB	Move Signed Word	0x00-0xFF	RW	Z, N, C, S, O, D, B, H, I	0x1D
MOVUB	Move Unsigned Byte	0x00-0xFF	RW	Z, N, C, S, O, D, B, H, I	0x1E
MOVWB	Move Unsigned Word	0x00-0xFF	RW	Z, N, C, S, O, D, B, H, I	0x1F
ADDI	Add Immediate	0x00-0xFF	RW	Z, N, C, S, O, D, B, H, I	0x20
ADDI	Add Immediate	0x00-0xFF	RW	Z, N, C, S, O, D, B, H, I	0x21
SUBI	Subtract Immediate	0x00-0xFF	RW	Z, N, C, S, O, D, B, H, I	0x22
SBI	Subtract Immediate	0x00-0xFF	RW	Z, N, C, S, O, D, B, H, I	0x23
ANDI	AND Immediate	0x00-0xFF	RW	Z, N, C, S, O, D, B, H, I	0x24
AND	AND	0x00-0xFF	RW	Z, N, C, S, O, D, B, H, I	0x25
ANDI	AND Immediate	0x00-0xFF	RW	Z, N, C, S, O, D, B, H, I	0x26
AND	AND	0x00-0xFF	RW	Z, N, C, S, O, D, B, H, I	0x27
ORI	OR Immediate	0x00-0xFF	RW	Z, N, C, S, O, D, B, H, I	0x28
OR	OR	0x00-0xFF	RW	Z, N, C, S, O, D, B, H, I	0x29
ORI	OR Immediate	0x00-0xFF	RW	Z, N, C, S, O, D, B, H, I	0x2A
OR	OR	0x00-0xFF	RW	Z, N, C, S, O, D, B, H, I	0x2B
XORI	XOR Immediate	0x00-0xFF	RW	Z, N, C, S, O, D, B, H, I	0x2C
XOR	XOR	0x00-0xFF	RW	Z, N, C, S, O, D, B, H, I	0x2D
XORI	XOR Immediate	0x00-0xFF	RW	Z, N, C, S, O, D, B, H, I	0x2E
XOR	XOR	0x00-0xFF	RW	Z, N, C, S, O, D, B, H, I	0x2F
SHR	Shift Right	0x00-0xFF	RW	Z, N, C, S, O, D, B, H, I	0x30
SHL	Shift Left	0x00-0xFF	RW	Z, N, C, S, O, D, B, H, I	0x31
ASRL	Arithmetic Shift Right	0x00-0xFF	RW	Z, N, C, S, O, D, B, H, I	0x32
ASLL	Arithmetic Shift Left	0x00-0xFF	RW	Z, N, C, S, O, D, B, H, I	0x33
ASRL	Arithmetic Shift Right	0x00-0xFF	RW	Z, N, C, S, O, D, B, H, I	0x34
ASLL	Arithmetic Shift Left	0x00-0xFF	RW	Z, N, C, S, O, D, B, H, I	0x35
ASRL	Arithmetic Shift Right	0x00-0xFF	RW	Z, N, C, S, O, D, B, H, I	0x36
ASLL	Arithmetic Shift Left	0x00-0xFF	RW	Z, N, C, S, O, D, B, H, I	0x37
ASRL	Arithmetic Shift Right	0x00-0xFF	RW	Z, N, C, S, O, D, B, H, I	0x38
ASRL	Arithmetic Shift Right	0x00-0xFF	RW	Z, N, C, S, O, D, B, H, I	0x39
ASLL	Arithmetic Shift Left	0x00-0xFF	RW	Z, N, C, S, O, D, B, H, I	0x3A
ASLL	Arithmetic Shift Left	0x00-0xFF	RW	Z, N, C, S, O, D, B, H, I	0x3B
ASRL	Arithmetic Shift Right	0x00-0xFF	RW	Z, N, C, S, O, D, B, H, I	0x3C
ASRL	Arithmetic Shift Right	0x00-0xFF	RW	Z, N, C, S, O, D, B, H, I	0x3D
ASRL	Arithmetic Shift Right	0x00-0xFF	RW	Z, N, C, S, O, D, B, H, I	0x3E
ASLL	Arithmetic Shift Left	0x00-0xFF	RW	Z, N, C, S, O, D, B, H, I	0x3F

BRMI	k	Branch if Minus	$\text{if } (N = 1) \text{ then } PC \leftarrow PC + k + 1$	None	1/2
BRPL	k	Branch if Plus	$\text{if } (N = 0) \text{ then } PC \leftarrow PC + k + 1$	None	1/2
BRGE	k	Branch if Greater or Equal, Signed	$\text{if } (N \oplus V = 0) \text{ then } PC \leftarrow PC + k + 1$	None	1/2
BRLT	k	Branch if Less Than Zero, Signed	$\text{if } (N \oplus V = 1) \text{ then } PC \leftarrow PC + k + 1$	None	1/2
BRHS	k	Branch if Half Carry Flag Set	$\text{if } (H = 1) \text{ then } PC \leftarrow PC + k + 1$	None	1/2
BRHC	k	Branch if Half Carry Flag Cleared	$\text{if } (H = 0) \text{ then } PC \leftarrow PC + k + 1$	None	1/2
BRTS	k	Branch if T Flag Set	$\text{if } (T = 1) \text{ then } PC \leftarrow PC + k + 1$	None	1/2
BRTC	k	Branch if T Flag Cleared	$\text{if } (T = 0) \text{ then } PC \leftarrow PC + k + 1$	None	1/2
BRVS	k	Branch if Overflow Flag is Set	$\text{if } (V = 1) \text{ then } PC \leftarrow PC + k + 1$	None	1/2
BRVC	k	Branch if Overflow Flag is Cleared	$\text{if } (V = 0) \text{ then } PC \leftarrow PC + k + 1$	None	1/2

Mnemonics	Operands	Description	Operation	Flags	#Clocks
BRIE	k	Branch if Interrupt Enabled	$\text{if } (I = 1) \text{ then } PC \leftarrow PC + k + 1$	None	1/2
BRID	k	Branch if Interrupt Disabled	$\text{if } (I = 0) \text{ then } PC \leftarrow PC + k + 1$	None	1/2
<b>DATA TRANSFER INSTRUCTIONS</b>					
MOV	Rd, Rr	Move Between Registers	$Rd \leftarrow Rr$	None	1
MOVW	Rd, Rr	Copy Register Word	$Rd+1:Rd \leftarrow Rr+1:Rr$	None	1
LDI	Rd, K	Load Immediate	$Rd \leftarrow K$	None	1
LD	Rd, X	Load Indirect	$Rd \leftarrow (X)$	None	2
LD	Rd, X+	Load Indirect and Post-Inc.	$Rd \leftarrow (X), X \leftarrow X + 1$	None	2
LD	Rd, -X	Load Indirect and Pre-Dec.	$X \leftarrow X - 1, Rd \leftarrow (X)$	None	2
LD	Rd, Y	Load Indirect	$Rd \leftarrow (Y)$	None	2
LD	Rd, Y+	Load Indirect and Post-Inc.	$Rd \leftarrow (Y), Y \leftarrow Y + 1$	None	2
LD	Rd, -Y	Load Indirect and Pre-Dec.	$Y \leftarrow Y - 1, Rd \leftarrow (Y)$	None	2
LDD	Rd, Y+q	Load Indirect with Displacement	$Rd \leftarrow (Y + q)$	None	2
LD	Rd, Z	Load Indirect	$Rd \leftarrow (Z)$	None	2
LD	Rd, Z+	Load Indirect and Post-Inc.	$Rd \leftarrow (Z), Z \leftarrow Z + 1$	None	2
LD	Rd, -Z	Load Indirect and Pre-Dec.	$Z \leftarrow Z - 1, Rd \leftarrow (Z)$	None	2
LDD	Rd, Z+q	Load Indirect with Displacement	$Rd \leftarrow (Z + q)$	None	2
LDS	Rd, k	Load Direct from SRAM	$Rd \leftarrow (k)$	None	2
ST	X, Rr	Store Indirect	$(X) \leftarrow Rr$	None	2
ST	X+, Rr	Store Indirect and Post-Inc.	$(X) \leftarrow Rr, X \leftarrow X + 1$	None	2
ST	-X, Rr	Store Indirect and Pre-Dec.	$X \leftarrow X - 1, (X) \leftarrow Rr$	None	2
ST	Y, Rr	Store Indirect	$(Y) \leftarrow Rr$	None	2
ST	Y+, Rr	Store Indirect and Post-Inc.	$(Y) \leftarrow Rr, Y \leftarrow Y + 1$	None	2
ST	-Y, Rr	Store Indirect and Pre-Dec.	$Y \leftarrow Y - 1, (Y) \leftarrow Rr$	None	2
STD	Y+q, Rr	Store Indirect with Displacement	$(Y + q) \leftarrow Rr$	None	2
ST	Z, Rr	Store Indirect	$(Z) \leftarrow Rr$	None	2
ST	Z+, Rr	Store Indirect and Post-Inc.	$(Z) \leftarrow Rr, Z \leftarrow Z + 1$	None	2
ST	-Z, Rr	Store Indirect and Pre-Dec.	$Z \leftarrow Z - 1, (Z) \leftarrow Rr$	None	2
STD	Z+q, Rr	Store Indirect with Displacement	$(Z + q) \leftarrow Rr$	None	2
STS	k, Rr	Store Direct to SRAM	$(k) \leftarrow Rr$	None	2
LPM		Load Program Memory	$RD \leftarrow (Z)$	None	3
LPM	Rd, Z	Load Program Memory	$Rd \leftarrow (Z)$	None	3
LPM	Rd, Z+	Load Program Memory and Post-Inc.	$Rd \leftarrow (Z), Z \leftarrow Z + 1$	None	3
SPM		Store Program Memory	$(Z) \leftarrow R1:R0$	None	-
IN	Rd, P	In Port	$Rd \leftarrow P$	None	1
OUT	P, Rr	Out Port	$P \leftarrow Rr$	None	1
PUSH	Rr	Push Register on Stack	$STACK \leftarrow Rr$	None	2
POP	Rd	Pop Register from Stack	$Rd \leftarrow STACK$	None	2
<b>BIT AND BIT-TEST INSTRUCTIONS</b>					
SB	P, b	Set Bit in IO Register	$IO(P, b) \leftarrow 1$	None	2
CB	P, b	Clear Bit in IO Register	$IO(P, b) \leftarrow 0$	None	2
LSL	Rd	Logical Shift Left	$Rd(m+1) \leftarrow Rd(m), Rd(0) \leftarrow 0$	Z, C, N, V	1
LSR	Rd	Logical Shift Right	$Rd(m) \leftarrow Rd(m+1), Rd(7) \leftarrow 0$	Z, C, N, V	1
RCL	Rd	Rotate Left Through Carry	$Rd(0) \leftarrow C, Rd(m+1) \leftarrow Rd(m), C \leftarrow Rd(7)$	Z, C, N, V	1
ROR	Rd	Rotate Right Through Carry	$Rd(7) \leftarrow C, Rd(m) \leftarrow Rd(m+1), C \leftarrow Rd(0)$	Z, C, N, V	1
ASR	Rd	Arithmetic Shift Right	$Rd(m) \leftarrow Rd(m+1), n=0..8$	Z, C, N, V	1
SWAP	Rd	Swap Nibbles	$Rd(3..0) \leftarrow Rd(7..4), Rd(7..4) \leftarrow Rd(3..0)$	None	1
BSET	s	Flag Set	$SREG(s) \leftarrow 1$	SREG(s)	1
BCLR	s	Flag Clear	$SREG(s) \leftarrow 0$	SREG(s)	1
BST	Rr, b	Bit Store from Register to T	$T \leftarrow Rr(b)$	T	1
BLD	Rd, b	Bit Load from T to Register	$Rd(b) \leftarrow T$	None	1
SEC		Set Carry	$C \leftarrow 1$	C	1
CLC		Clear Carry	$C \leftarrow 0$	C	1
SEN		Set Negative Flag	$N \leftarrow 1$	N	1
CLN		Clear Negative Flag	$N \leftarrow 0$	N	1
SEZ		Set Zero Flag	$Z \leftarrow 1$	Z	1
CLZ		Clear Zero Flag	$Z \leftarrow 0$	Z	1
SEI		Global Interrupt Enable	$I \leftarrow 1$	I	1
CLI		Global Interrupt Disable	$I \leftarrow 0$	I	1
SES		Set Signed Test Flag	$S \leftarrow 1$	S	1
CLS		Clear Signed Test Flag	$S \leftarrow 0$	S	1
SEV		Set Two's Complement Overflow	$V \leftarrow 1$	V	1
CLV		Clear Two's Complement Overflow	$V \leftarrow 0$	V	1
SET		Set T in SREG	$T \leftarrow 1$	T	1
CLT		Clear T in SREG	$T \leftarrow 0$	T	1
SEH		Set Half Carry Flag in SREG	$H \leftarrow 1$	H	1

### Ordering Information

Speed (MHz)	Power Supply	Ordering Code	Package	Operation Range
8	2.7 - 5.5V	ATmega16L-8AC	44A	Commercial (0°C to 70°C)
		ATmega16L-8PC	40P6	
		ATmega16L-8MC	44M1	
16	4.5 - 5.5V	ATmega16L-8AI	44A	Industrial (-40°C to 85°C)
		ATmega16L-8PI	40P6	
		ATmega16L-8MI	44M1	
16	4.5 - 5.5V	ATmega16-16AC	44A	Commercial (0°C to 70°C)
		ATmega16-16PC	40P6	
		ATmega16-16MC	44M1	
16	4.5 - 5.5V	ATmega16-16AI	44A	Industrial (-40°C to 85°C)
		ATmega16-16PI	40P6	
		ATmega16-16MI	44M1	

### Packaging Information

44A

**COMMON DIMENSIONS**  
(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
A	-	-	1.20	
A1	0.05	-	0.15	
A2	0.95	1.00	1.05	
D	11.75	12.00	12.25	
D1	9.90	10.00	10.10	Note 2
E	11.75	12.00	12.25	
E1	9.90	10.00	10.10	Note 2
B	0.30	-	0.45	
C	0.09	-	0.20	
L	0.45	-	0.75	
e	0.80 TYP			

Notes:

- This package conforms to JEDEC reference MO-026, Variation ACB.
- Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm per side. Dimensions D1 and E1 are maximum plastic body size dimensions including mold mismatch.
- Lead coplanarity is 0.10 mm maximum.

10/5/2001

2325 Orchard Parkway San Jose, CA 95131	TITLE	DRAWING NO.	REV.
	44A, 44-lead, 10 x 10 mm Body Size, 1.0 mm Body Thickness, 0.8 mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP)	44A	B

**LAMPIRAN D**  
**DATASHEET GLCD**

## 1. Basic Specifications

### 1.1 Display Specifications

- |                     |   |
|---------------------|---|
| 1) LCD Display Mode | : STN, Negative, Transmissive   |
| 2) Display Color    | : Display Data = "1" : Light Gray (*1)<br>: Display Data = "0" : Deep Blue (*2) |
| 3) Viewing Angle    | : 6 H   |
| 4) Driving Method   | : 1/64 duty, 1/9bias  |
| 5) Back Light       | : White LED backlight   |

Note:


\*1. Color tone may slightly change by Temperature and Driving Condition.

\*2. The Color is defined as the inactive / background color

### 1.2 Mechanical Specifications

- |                      |   |
|----------------------|---|
| 1) Outline Dimension | : 93.0 x 70.0 x 13.8MAX<br>(see attached Outline Drawing for details) |
|----------------------|---|

### 1.3 Block Diagram





#### 1.4 Terminal Functions

Pin No.	Pin Name	I/O	Descriptions
1	VSS	Power	Negative Power Supply, Ground (0V)
2	VDD	Power	Positive Power Supply
3	V0	Power	LCD Contrast reference
4	RS	Input	RS = H; DB0 – DB7 = Display RAM data RS = L; DB0 – DB7 = Instruction data
5	R/W	Input	In read mode
6	E	Input	R/W = H; Data read from the LCD module, data appears at DB0 – DB7 and can be read by the host while, E = H and the device is being selected In write mode R/W = L; Data write to the LCD module, data appears at DB0 – DB7 will be written into the LCD module at E = H→L and device is being selected
7	DB0	I/O	Data bus;
:	:	:	Three state I/O terminal for display data or instruction data
14	DB7	I/O	
15	CS1	Input	Chip selection, When CS1=1 (*1) enable access to the Left Side (64 column) of the LCD module
16	CS2	Input	Chip selection When CS2=1 (*1) enable access to the Right Side (64 column) of the LCD module
17	/RST	Input	Reset signal /RST = L, Display off display start line register becomes 0 no command or instruction data could be accepted /RST = H, Normal running
18	VOUT	Output	Power Booster output for V0
19	BLA	Power	Positive Power for LED backlight
20	BLK	Power	Negative Power for LED backlight

Note:

- \*1. Display or instruction data could write into the LCD module's driver/controllers individually or at the same time.  
Only read display or instruction data from one of the driver/controller in the LCD module at a time, otherwise unexpected data collision may occur.

## 2. Absolute Maximum Ratings

Items	Symbol	Min.	Max.	Unit	Condition
Supply Voltage	$V_{DD}$	0	7.0	V	$V_{SS} = 0V$
Operating Temperature	$T_{OP}$	-20	70	°C	No Condensation
Storage Temperature	$T_{ST}$	-30	80	°C	No Condensation

Cautions:

Any Stresses exceeding the Absolute Maximum Ratings may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

## 3. Electrical Characteristics

### 3.1 DC Characteristics


$V_{SS}=0V, V_{DD}=5V, T_{OP}=25^{\circ}C$

Items	Symbol	MIN.	TYP.	MAX.	Unit	Applicable Pin
Operating Voltage	$V_{DD}$	4.8	5.0	5.2	V	VDD
Input High Voltage	$V_{IH}$	3.5	-	$V_{DD}$	V	RS, R/W, E, CS1, CS2,
Input Low Voltage	$V_{IL}$	0	-	0.4	V	DB0-DB7
Operating Current	$I_{DD}$	-	6.5	15	mA	VDD, VSS

### 3.2 LED Backlight Circuit Characteristics

$V_{BLK}=0V, I_{f_{BLA}}=80mA, T_{OP}=25^{\circ}C$


Items	Symbol	MIN.	TYP.	MAX.	Unit	Applicable Pin
Forward Voltage	$V_{f_{BLA}}$	-	4.9	-	V	BLA, BLK
Forward Current	$I_{f_{BLA}}$	-	-	120	mA	BLA, BLK




### 3.3 AC Characteristics

 $V_{DD}=0V, V_{DD}=5V, T_{OP}=25^{\circ}C$ 

Item	Symbol	MIN.	TYP.	MAX.	Unit
E cycle time	$t_c$	1500	-	-	ns
E high level width	$t_{wh}$	700	-	-	ns
E low level width	$t_{wl}$	700	-	-	ns
E rise time	$t_r$	-	-	18	ns
E fall time	$t_f$	-	-	18	ns
Address set-up time	$t_{asu}$	210	-	-	ns
Address hold time	$t_{ah}$	15	-	-	ns
Data set-up time	$t_{dsu}$	300	-	-	ns
Data delay time	$t_d$	-	-	480	ns
Data hold time (write)	$t_{dhw}$	15	-	-	ns
Data hold time (read)	$t_{dhr}$	30	-	-	ns



Host Write Timing Diagram



Host Read Timing Diagram

## 4. Function Specifications

### 4.1 Basic Setting

To drive the LCD module correctly and provide normally display, please use the following setting


Display start line (Z address)= 0  
LCD Display = on

Note:

These setting/commands should issue to both controllers while start up.  
See the Display Control Instructions section for details.

### 4.2 Adjusting the LCD display contrast

A Variable-Resistor must be connected to the LCD module for providing a reference to V0.  
Adjusting the VR will result the change of LCD display contrast.  
The recommended value of VR is 25k to 50k



### 4.3 Resetting the LCD module


The LCD module should be initialized by setting /RST terminal at low level when turning the power on.

When /RST pull low, the LCD module will:

- Display off
- Display start line register becomes 0. (Z-address=0)

While /RST is low, no instruction can be accepted except status read. Therefore, execute other instructions after making sure that DB4=0 (clear /RST) and DB7=0 (ready) by status read instruction. The conditions of power supply at initial power up are as follow:

Item	Symbol	MIN.	TYP.	MAX.	Unit
Reset time	tr <sub>s</sub>	2.0	-	-	us
Rise time	tr	-	-	150	ns



#### 4.4 Display Memory Map

Page (X) address	data	LCD Display (front view)	
0	D0 : D7		
1	D0 : D7		
2	D0 : D7		
3	D0 : D7		
4	D0 : D7		
5	D0 : D7		
6	D0 : D7		
7	D0 : D7		
Column(Y) Address		00h → 3Fh	00h → 3Fh
Chip Select		CS1=1, CS2=0	CS1=0, CS2=1

Note:

- 1) Display start line (Z address) = 0
- 2) The Display Data store separately in two drivers.
- 3) The Display Data for the left section could be accessed by CS1=1.  
The Display Data for the right section could be accessed by CS2=1.

#### 4.5 Internal Registers

There are three registers in each section of LCD module. Each of them could be controlled independently.

##### Page (X) Address Register

X address register designates pages of the internal display data RAM. Count function is not available. The address should set by instruction.

##### Column (Y) Address Counter

Y address counter designates address of the internal display data RAM. It could be set by instruction and is increased by 1 automatically by read or write display data operations.

##### Display Start Line (Z) Register

Z address register indicates of display data RAM to LCD top line. It may be used for scrolling the display pattern on the LCD.

#### A.6 Display Control Instructions

Instruction	Cops										Function	Notes	
	000	001	010	011	100	101	110	111	100	101			
Display on/off	0	0	0	0	1	1	1	1	1	1	00	Default: the display on/off bit. If bit is 0, on and display data on 12.0 is not affected (0.0) = 001	10
Set Column (Y) address	0	1	0	1							Address 0-63	Set the Column address into the Y address counter	01
Set Page (X) Address	0	1	1	0	1	1	1				Address 0-7	Set the Page address into the X address register	01
Set Display Start Line (Address)	0	0	1	1							Address 0-63	Indicates the display start line displayed at the top of the screen	10
Blank level	0	1	0	0	0	0	0	0	0	0	0	Blank level Range 1 - 1500 counts. Range 11, 1000 counts = 1. Display is not on with 0.0. Display is off (Level 1, Level 1500). Range 11, 1000 0.0: display data (0.0) (0.0) (0.0) After 0.0 the word level 1. 0.0 counts are not responded by 1. 0.0 not actually	01
Write Display Data	1	0										Write data	10
Read Display Data	1	1										Read data	01

#### Notes:

\*1. Only one condition (level) could be read at the same time.

i.e. only the following settings is valid for the operands:

COP 1, COP 0      is valid

COP 0, COP 1      is valid

\*2. Instruction cannot be write into both devices at the same time.

\*3. For the details of the Display Control Instructions, please refer to Sonyony SSP D1101 handbook.

## 5. Design and Handling Precaution

1. The LCD panel is made by glass. Any mechanical shock (eg. dropping from high place) will damage the LCD module.
2. Do not add excessive force on the surface of the display, which may cause the Display color change abnormally.
3. The polarizer on the LCD is easily get scratched. If possible, do not remove the LCD protective film until the last step of installation.
4. Never attempt to disassemble or rework the LCD module.
5. Only Clean the LCD with Isopropyl Alcohol or Ethyl Alcohol. Other solvents (eg. water) may damage the LCD.
6. When mounting the LCD module, make sure that it is free from twisting, warping and distortion.
7. Ensure to provide enough space (with cushion) between case and LCD panel to prevent external force adding on it, or it may cause damage to the LCD or degrade the display result.
8. Only hold the LCD module by its side. Never hold LCD module by add force on the heat seal or TAB.
9. Never add force to component of the LCD module. It may cause invisible damage or degrade of the reliability.
10. LCD module could be easily damaged by static electricity. Be careful to maintain an optimum anti-static work environment to protect the LCD module.
11. When peeling off the protective film from LCD, static charge may cause abnormal display pattern. It is normal and will resume to normal in a short while.
12. Take care and prevent get hurt by the LCD panel sharp edge.
13. Never operate the LCD module exceed the absolute maximum ratings.
14. Keep the signal line as short as possible to prevent noisy signal applying to LCD module.
15. Never apply signal to the LCD module without power supply.
16. IC chip (eg. TAB or COG) is sensitive to the light. Strong lighting environment could possibly cause malfunction. Light sealing structure casing is recommend.
17. LCD module reliability may be reduced by temperature shock.
18. When storing the LCD module, avoid exposure to the direct sunlight, high humidity, high temperature or low temperature. They may damage or degrade the LCD module