

# **LAMPIRAN A**

**Foto Robot**



Tampak depan



Tampak samping



Tampak belakang

# **LAMPIRAN B**

## **Program Robot**

```
$mod51
m_kirimaju equ p3.6
m_kirimundur equ p3.7
m_kananmundur equ p3.5
m_kananmaju equ p3.4
```

```
mov p0,#00h
mov p1,#0ffh
mov p2,#00h
mov p3,#00h
```

```
cek_posisi:
```

```
    c_kanan:
        jb p1.5,c_depan1
```

```
    c_depan2:
        jb p1.6,c_kiri
        lcall maju
        jmp c_depan2
```

```
    c_depan1:
        jnb p1.6,cek_maju1
sub1: lcall kiri
        lcall delay2
        jmp c_kanan
```

```
    c_kiri:
        jb p1.7,putar_kiri
        lcall kiri
        lcall delay2
sub2: lcall maju
        jb p1.6,sub1
```

jmp sub2

putar\_kiri:

lcall kiri  
lcall delay2  
lcall delay2  
jmp cek\_maju1

cek\_maju1: jb p1.6,cek\_kiri  
lcall maju  
jmp cek\_maju1

cek\_maju2: jb p1.6,cek\_kanan  
lcall maju  
jmp cek\_maju2

cek\_kiri: jb p1.7,cek\_kanan  
lcall mundur  
lcall kiri  
lcall delay  
jmp cek\_maju2

cek\_kanan: jb p1.5,berhenti  
lcall mundur  
lcall kanan  
lcall delay  
jmp cek\_maju1

maju: setb m\_kananmaju

```
setb m_kirimaju  
clr m_kananmundur  
clr m_kirimundur  
ret
```

```
kanan:    clr m_kananmaju  
          setb m_kirimaju  
          setb m_kananmundur  
          clr m_kirimundur  
          ret
```

```
kiri:    setb m_kananmaju  
         clr m_kirimaju  
         clr m_kananmundur  
         setb m_kirimundur  
         ret
```

```
mundur:  
        setb m_kananmundur  
        setb m_kirimundur  
        clr m_kananmaju  
        clr m_kirimaju  
        lcall delay2  
        ret
```

```
berhenti:  
        clr m_kananmaju  
        clr m_kirimaju  
        clr m_kananmundur  
        clr m_kirimundur  
        ljmp stop
```

```

delay:      MOV R5, #128      ; ganti jadi ... Xx0.1mS
LDR6:      MOV R6, #200      ; 0.1 MILI DETIK
LDR7:      MOV R7, #250      ; 0.5 MILI DETIK
           DJNZ R7, $
           DJNZ R6, LDR7
           DJNZ R5, LDR6
           RET

```

```

delay2:     MOV R5, #30      ; ganti jadi ... Xx0.1mS
LDR62:     MOV R6, #200      ; 0.1 MILI DETIK
LDR72:     MOV R7, #250      ; 0.5 MILI DETIK
           DJNZ R7, $
           DJNZ R6, LDR72
           DJNZ R5, LDR62
           RET

```

```

stop:
end

```



# **LAMPIRAN C**

## **Data Sheet**

---

## Features

- Compatible with MCS<sup>®</sup>-51 Products
- 4K Bytes of In-System Programmable (ISP) Flash Memory
  - Endurance: 1000 Write/Erase Cycles
- 4.0V to 5.5V Operating Range
- Fully Static Operation: 0 Hz to 33 MHz
- Three-level Program Memory Lock
- 128 x 8-bit Internal RAM
- 32 Programmable I/O Lines
- Two 16-bit Timer/Counters
- Six Interrupt Sources
- Full Duplex UART Serial Channel
- Low-power Idle and Power-down Modes
- Interrupt Recovery from Power-down Mode
- Watchdog Timer
- Dual Data Pointer
- Power-off Flag
- Fast Programming Time
- Flexible ISP Programming (Byte and Page Mode)

## Description

The AT89S51 is a low-power, high-performance CMOS 8-bit microcontroller with 4K bytes of In-System Programmable Flash memory. The device is manufactured using Atmel's high-density nonvolatile memory technology and is compatible with the industry-standard 80C51 instruction set and pinout. The on-chip Flash allows the program memory to be reprogrammed in-system or by a conventional nonvolatile memory programmer. By combining a versatile 8-bit CPU with In-System Programmable Flash on a monolithic chip, the Atmel AT89S51 is a powerful microcontroller which provides a highly-flexible and cost-effective solution to many embedded control applications.

The AT89S51 provides the following standard features: 4K bytes of Flash, 128 bytes of RAM, 32 I/O lines, Watchdog timer, two data pointers, two 16-bit timer/counters, a five-vector two-level interrupt architecture, a full duplex serial port, on-chip oscillator, and clock circuitry. In addition, the AT89S51 is designed with static logic for operation down to zero frequency and supports two software selectable power saving modes. The Idle Mode stops the CPU while allowing the RAM, timer/counters, serial port, and interrupt system to continue functioning. The Power-down mode saves the RAM contents but freezes the oscillator, disabling all other chip functions until the next external interrupt or hardware reset.



---

**8-bit  
Microcontroller  
with 4K Bytes  
In-System  
Programmable  
Flash**

---


**AT89S51**

2487B-MICRO-12/03






## Pin Configurations



Block Diagram




### Flash Programming and Verification Characteristics (Parallel Mode)

$T_A = 20^\circ\text{C}$  to  $30^\circ\text{C}$ ,  $V_{CC} = 4.5$  to  $5.5\text{V}$

Symbol	Parameter	Min	Max	Units
$V_{PP}$	Programming Supply Voltage	11.5	12.5	V
$I_{PP}$	Programming Supply Current		10	mA
$I_{CC}$	$V_{CC}$ Supply Current		30	mA
$1/f_{CLCL}$	Oscillator Frequency	3	33	MHz
$t_{AVGL}$	Address Setup to $\overline{\text{PROG}}$ Low	$48t_{CLCL}$		
$t_{AHAX}$	Address Hold After $\overline{\text{PROG}}$	$48t_{CLCL}$		
$t_{DVGL}$	Data Setup to $\overline{\text{PROG}}$ Low	$48t_{CLCL}$		
$t_{DHDX}$	Data Hold After $\overline{\text{PROG}}$	$48t_{CLCL}$		
$t_{ENSH}$	P2.7 (ENABLE) High to $V_{PP}$	$48t_{CLCL}$		
$t_{VPSL}$	$V_{PP}$ Setup to $\overline{\text{PROG}}$ Low	10		$\mu\text{s}$
$t_{VPHL}$	$V_{PP}$ Hold After $\overline{\text{PROG}}$	10		$\mu\text{s}$
$t_{PLGH}$	$\overline{\text{PROG}}$ Width	0.2	1	$\mu\text{s}$
$t_{ADV}$	Address to Data Valid		$48t_{CLCL}$	
$t_{ELDV}$	ENABLE Low to Data Valid		$48t_{CLCL}$	
$t_{DFHZ}$	Data Float After ENABLE	0	$48t_{CLCL}$	
$t_{PHBL}$	$\overline{\text{PROG}}$ High to $\overline{\text{BUSY}}$ Low		1.0	$\mu\text{s}$
$t_{WC}$	Byte Write Cycle Time		50	$\mu\text{s}$

Figure 6. Flash Programming and Verification Waveforms – Parallel Mode





## Absolute Maximum Ratings\*

Operating Temperature.....	-55°C to +125°C
Storage Temperature.....	-65°C to +150°C
Voltage on Any Pin with Respect to Ground.....	-1.0V to +7.0V
Maximum Operating Voltage.....	6.6V
DC Output Current.....	15.0 mA

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## DC Characteristics

The values shown in this table are valid for  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$  and  $V_{CC} = 4.0\text{V}$  to  $5.5\text{V}$ , unless otherwise noted.

Symbol	Parameter	Condition	Min	Max	Units
$V_{IL}$	Input Low Voltage	(Except $\bar{E}A$ )	-0.5	$0.2 V_{CC} - 0.1$	V
$V_{IL1}$	Input Low Voltage ( $\bar{E}A$ )		-0.5	$0.2 V_{CC} - 0.3$	V
$V_{IH}$	Input High Voltage	(Except XTAL1, RST)	$0.2 V_{CC} + 0.9$	$V_{CC} + 0.5$	V
$V_{IH1}$	Input High Voltage	(XTAL1, RST)	$0.7 V_{CC}$	$V_{CC} + 0.5$	V
$V_{OL}$	Output Low Voltage <sup>(1)</sup> (Ports 1,2,3)	$I_{OL} = 1.6 \text{ mA}$		0.45	V
$V_{OL1}$	Output Low Voltage <sup>(1)</sup> (Port 0, ALE, $\bar{PSEN}$ )	$I_{OL} = 3.2 \text{ mA}$		0.45	V
$V_{OH}$	Output High Voltage (Ports 1,2,3, ALE, $\bar{PSEN}$ )	$I_{OH} = -60 \mu\text{A}$ , $V_{CC} = 5\text{V} \pm 10\%$	2.4		V
		$I_{OH} = -25 \mu\text{A}$	$0.75 V_{CC}$		V
		$I_{OH} = -10 \mu\text{A}$	$0.9 V_{CC}$		V
$V_{OH1}$	Output High Voltage (Port 0 in External Bus Mode)	$I_{OH} = -800 \mu\text{A}$ , $V_{CC} = 5\text{V} \pm 10\%$	2.4		V
		$I_{OH} = -300 \mu\text{A}$	$0.75 V_{CC}$		V
		$I_{OH} = -80 \mu\text{A}$	$0.9 V_{CC}$		V
$I_L$	Logical 0 Input Current (Ports 1,2,3)	$V_{IN} = 0.45\text{V}$		-50	$\mu\text{A}$
$I_{TL}$	Logical 1 to 0 Transition Current (Ports 1,2,3)	$V_{IN} = 2\text{V}$ , $V_{CC} = 5\text{V} \pm 10\%$		-550	$\mu\text{A}$
$I_{LI}$	Input Leakage Current (Port 0, $\bar{E}A$ )	$0.45 < V_{IN} < V_{CC}$		$\pm 10$	$\mu\text{A}$
RRST	Reset Pulldown Resistor		50	300	K $\Omega$
$C_{IP}$	Pin Capacitance	Test Freq. = 1 MHz, $T_A = 25^\circ\text{C}$		10	pF
$I_{CC}$	Power Supply Current	Active Mode, 12 MHz		25	mA
		Idle Mode, 12 MHz		6.5	mA
	Power-down Mode <sup>(2)</sup>	$V_{CC} = 5.5\text{V}$		50	$\mu\text{A}$

- Notes: 1. Under steady state (non-transient) conditions,  $I_{OL}$  must be externally limited as follows:  
 Maximum  $I_{OL}$  per port pin: 10 mA  
 Maximum  $I_{OL}$  per 8-bit port:  
 Port 0: 26 mA      Ports 1, 2, 3: 15 mA  
 Maximum total  $I_{OL}$  for all output pins: 71 mA  
 If  $I_{OL}$  exceeds the test condition,  $V_{OL}$  may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.
2. Minimum  $V_{CC}$  for Power-down is 2V.

AC Characteristics

Under operating conditions, load capacitance for Port 0, ALE/ $\overline{\text{PROG}}$ , and  $\overline{\text{PSEN}}$  = 100 pF; load capacitance for all other outputs = 80 pF.

External Program and Data Memory Characteristics

Symbol	Parameter	12 MHz Oscillator		Variable Oscillator		Units
		Min	Max	Min	Max	
$1/t_{\text{CLOCK}}$	Oscillator Frequency			0	33	MHz
$t_{\text{HILL}}$	ALE Pulse Width	127		$2t_{\text{CLOCK}}-40$		ns
$t_{\text{AVLL}}$	Address Valid to ALE Low	43		$t_{\text{CLOCK}}-25$		ns
$t_{\text{LHAX}}$	Address Hold After ALE Low	48		$t_{\text{CLOCK}}-25$		ns
$t_{\text{LLIV}}$	ALE Low to Valid Instruction In		233		$4t_{\text{CLOCK}}-65$	ns
$t_{\text{LLPL}}$	ALE Low to $\overline{\text{PSEN}}$ Low	43		$t_{\text{CLOCK}}-25$		ns
$t_{\text{PLPH}}$	$\overline{\text{PSEN}}$ Pulse Width	205		$3t_{\text{CLOCK}}-45$		ns
$t_{\text{PLIV}}$	$\overline{\text{PSEN}}$ Low to Valid Instruction In		145		$3t_{\text{CLOCK}}-60$	ns
$t_{\text{PHIX}}$	Input Instruction Hold After $\overline{\text{PSEN}}$	0		0		ns
$t_{\text{PHIZ}}$	Input Instruction Float After $\overline{\text{PSEN}}$		59		$t_{\text{CLOCK}}-25$	ns
$t_{\text{PXAV}}$	$\overline{\text{PSEN}}$ to Address Valid	75		$t_{\text{CLOCK}}-8$		ns
$t_{\text{AVIV}}$	Address to Valid Instruction In		312		$5t_{\text{CLOCK}}-80$	ns
$t_{\text{PLAZ}}$	$\overline{\text{PSEN}}$ Low to Address Float		10		10	ns
$t_{\text{RLRH}}$	$\overline{\text{RD}}$ Pulse Width	400		$6t_{\text{CLOCK}}-100$		ns
$t_{\text{RWPH}}$	$\overline{\text{WR}}$ Pulse Width	400		$6t_{\text{CLOCK}}-100$		ns
$t_{\text{RLDV}}$	$\overline{\text{RD}}$ Low to Valid Data In		252		$5t_{\text{CLOCK}}-90$	ns
$t_{\text{RHDX}}$	Data Hold After $\overline{\text{RD}}$	0		0		ns
$t_{\text{RHIZ}}$	Data Float After $\overline{\text{RD}}$		97		$2t_{\text{CLOCK}}-28$	ns
$t_{\text{LLDV}}$	ALE Low to Valid Data In		517		$8t_{\text{CLOCK}}-150$	ns
$t_{\text{AVDV}}$	Address to Valid Data In		585		$9t_{\text{CLOCK}}-165$	ns
$t_{\text{LLWL}}$	ALE Low to $\overline{\text{RD}}$ or $\overline{\text{WR}}$ Low	200	300	$3t_{\text{CLOCK}}-50$	$3t_{\text{CLOCK}}+50$	ns
$t_{\text{AVWL}}$	Address to $\overline{\text{RD}}$ or $\overline{\text{WR}}$ Low	203		$4t_{\text{CLOCK}}-75$		ns
$t_{\text{OVWX}}$	Data Valid to $\overline{\text{WR}}$ Transition	23		$t_{\text{CLOCK}}-30$		ns
$t_{\text{OVWH}}$	Data Valid to $\overline{\text{WR}}$ High	433		$7t_{\text{CLOCK}}-130$		ns
$t_{\text{WHDX}}$	Data Hold After $\overline{\text{WR}}$	33		$t_{\text{CLOCK}}-25$		ns
$t_{\text{RLAZ}}$	$\overline{\text{RD}}$ Low to Address Float		0		0	ns
$t_{\text{WLH}}$	$\overline{\text{RD}}$ or $\overline{\text{WR}}$ High to ALE High	43	123	$t_{\text{CLOCK}}-25$	$t_{\text{CLOCK}}+25$	ns

**PUSH-PULL FOUR CHANNEL DRIVER WITH DIODES**


- 600mA OUTPUT CURRENT CAPABILITY PER CHANNEL
- 1.2A PEAK OUTPUT CURRENT (non repetitive) PER CHANNEL
- ENABLE FACILITY
- OVERTEMPERATURE PROTECTION
- LOGICAL "0" INPUT VOLTAGE UP TO 1.5 V (HIGH NOISE IMMUNITY)
- INTERNAL CLAMP DIODES

**DESCRIPTION**

The Device is a monolithic integrated high voltage, high current four channel driver designed to accept standard DTL or TTL logic levels and drive inductive loads (such as relays solenoides, DC and stepping motors) and switching power transistors.

To simplify use as two bridges each pair of channels is equipped with an enable input. A separate supply input is provided for the logic, allowing operation at a lower voltage and internal clamp diodes are included.


This device is suitable for use in switching applications at frequencies up to 5 kHz.



The L293D is assembled in a 16 lead plastic package which has 4 center pins connected together and used for heatsinking

The L293DD is assembled in a 20 lead surface mount which has 8 center pins connected together and used for heatsinking.

**BLOCK DIAGRAM**






## L293D - L293DD

### ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
$V_S$	Supply Voltage	36	V
$V_{DD}$	Logic Supply Voltage	36	V
$V_I$	Input Voltage	7	V
$V_{en}$	Enable Voltage	7	V
$I_o$	Peak Output Current (100 $\mu$ s non repetitive)	1.2	A
$P_{tot}$	Total Power Dissipation at $T_{pins} = 90$ °C	4	W
$T_{stg}, T_j$	Storage and Junction Temperature	- 40 to 150	°C

### PIN CONNECTIONS (Top view)



### THERMAL DATA

Symbol	Description	DIP	SO	Unit
$R_{th\ j-pins}$	Thermal Resistance Junction-pins	max.	14	°C/W
$R_{th\ j-amb}$	Thermal Resistance junction-ambient	max.	50 (*)	°C/W
$R_{th\ j-case}$	Thermal Resistance Junction-case	max.	14	

(\*) With 6sq. cm on board heatsink.

**ELECTRICAL CHARACTERISTICS** (for each channel,  $V_S = 24\text{ V}$ ,  $V_{SS} = 5\text{ V}$ ,  $T_{amb} = 25\text{ }^\circ\text{C}$ , unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$V_S$	Supply Voltage (pin 10)		$V_{SS}$		36	V
$V_{SS}$	Logic Supply Voltage (pin 20)		4.5		36	V
$I_Q$	Total Quiescent Supply Current (pin 10)	$V_I = L; I_O = 0; V_{en} = H$		2	6	mA
		$V_I = H; I_O = 0; V_{en} = H$		16	24	mA
		$V_{en} = L$			4	mA
$I_{SS}$	Total Quiescent Logic Supply Current (pin 20)	$V_I = L; I_O = 0; V_{en} = H$		44	60	mA
		$V_I = H; I_O = 0; V_{en} = H$		16	22	mA
		$V_{en} = L$		16	24	mA
$V_{IL}$	Input Low Voltage (pin 2, 9, 12, 19)		-0.3		1.5	V
$V_{IH}$	Input High Voltage (pin 2, 9, 12, 19)	$V_{SS} \leq 7\text{ V}$	2.3		$V_{SS}$	V
		$V_{SS} > 7\text{ V}$	2.3		7	V
$I_{IL}$	Low Voltage Input Current (pin 2, 9, 12, 19)	$V_{IL} = 1.5\text{ V}$			-10	$\mu\text{A}$
$I_{IH}$	High Voltage Input Current (pin 2, 9, 12, 19)	$2.3\text{ V} \leq V_{IH} \leq V_{SS} - 0.6\text{ V}$		30	100	$\mu\text{A}$
$V_{enL}$	Enable Low Voltage (pin 1, 11)		-0.3		1.5	V
$V_{enH}$	Enable High Voltage (pin 1, 11)	$V_{SS} \leq 7\text{ V}$	2.3		$V_{SS}$	V
		$V_{SS} > 7\text{ V}$	2.3		7	V
$I_{enL}$	Low Voltage Enable Current (pin 1, 11)	$V_{enL} = 1.5\text{ V}$		-30	-100	$\mu\text{A}$
$I_{enH}$	High Voltage Enable Current (pin 1, 11)	$2.3\text{ V} \leq V_{enH} \leq V_{SS} - 0.6\text{ V}$			$\pm 10$	$\mu\text{A}$
$V_{CE(sat)H}$	Source Output Saturation Voltage (pins 3, 8, 13, 18)	$I_O = -0.6\text{ A}$		1.4	1.8	V
$V_{CE(sat)L}$	Sink Output Saturation Voltage (pins 3, 8, 13, 18)	$I_O = +0.6\text{ A}$		1.2	1.8	V
$V_F$	Clamp Diode Forward Voltage	$I_O = 600\text{ nA}$		1.3		V
$t_r$	Rise Time (*)	0.1 to 0.9 $V_O$		250		ns
$t_f$	Fall Time (*)	0.9 to 0.1 $V_O$		250		ns
$t_{on}$	Turn-on Delay (*)	0.5 $V_I$ to 0.5 $V_O$		750		ns
$t_{off}$	Turn-off Delay (*)	0.5 $V_I$ to 0.5 $V_O$		200		ns

(\*) See fig. 1.