
Lampiran A Rangkaian Modem PSK 1200 Bps



Lampiran B

IC – IC Yang Digunakan

Lampiran C

Tabel Parameter Design Filter Sallen and Key



CA124, CA224, CA324, LM324, LM2902

Quad, 1MHz, Operational Amplifiers for Commercial, Industrial, and Military Applications

November 1996

Features

- . Operation from Single or Dual Supplies
- Unity-Gain Bandwidth 1MHz (Typ)


- Input Offset Voltage 2mV (Typ)
- Input Offset Current
 - CA224, CA324, LM324, LM2902 5nA (Typ)
 - CA124 3nA (Typ)
- · Replacement for Industry Types 124, 224, 324

Applications

- Summing Amplifiers
- Multivibrators
- Oscillators
- Transducer Amplifiers
- DC Gain Blocks

Pinout

CA124, CA224, CA324, LM2902 (PDIP, SOIC) LM324 (PDIP) TOP VIEW



Description

The CA124, CA224, CA324, LM324, and LM2902 consist of four independent, high-gain operational amplifiers on a single monolithic substrate. An on-chip capacitor in each of the amplifiers provides frequency compensation for unity gain. These devices are designed specially to operate from either single or dual supplies, and the differential voltage range is equal to the power-supply voltage. Low power drain and an input common-mode voltage range from 0V to V+-1.5V (single-supply operation) make these devices suitable for battery operation.

Ordering Information

PART NUMBER (BRAND)	TEMP. RANGE (°C)	PACKAGE	PKG. NO.
CA0124E	-55 to 125	14 Ld PDIP	E14.3
CA0124M (124)	-55 to 125	14 Ld SOIC	M14.15
CA0124M96 (124)	-55 to 125	14 Ld SOIC Tape and Reel	M14.15
CA0224E	-40 to 85	14 Ld PDIP	E14.3
CA0224M (224)	-40 to 85	14 Ld SOIC	M14.15
CA0224M96 (224)	-40 to 85	14 Ld SOIC Tape and Reel	M14.15
CA0324E	0 to 70	14 Ld PDIP	E14.3
CA0324M (324)	0 to 70	14 Ld SOIC	M14.15
CA0324M96 (324)	0 to 70	14 Ld SOIC Tape and Reel	M14.15
LM324N	0 to 70	14 Ld PDIP	E14.3
LM2902N	-40 to 85	14 Ld PDIP	E14.3
LM2902M (2902)	-40 to 85	14 Ld SOIC	M14.15
LM2902M96 (2902)	-40 to 85	14 Ld SOIC Tape and Reel	M14.15

CA124, CA224, CA324, LM324, LM2902

Absolute Maximum Ratings

Supply Voltage
Differential Input Voltage
Input Voltage0.3V to 32V
Input Current (V _I < -0.3V, Note 1)50mA
Output Short Circuit Duration (V+ \leq 15V, Note 2) Continuous

Operating Conditions

Temperature Range	
CA124	55°C to 125°C
CA224, LM2902	40°C to 85°C
CA324, LM324	0°C to 70°C

Thermal Information

Thermal Resistance (Typical, Note 3)	θ_{JA} (°C/W)
PDIP Package	100
SOIC Package	175
Maximum Junction Temperature (Die)	
Maximum Junction Temperature (Plastic Package)	150°C
Maximum Storage Temperature Range65	°C to 150°C
Maximum Lead Temperature (Soldering 10s) (SOIC - Lead Tips Only)	300°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied

NOTES:

- 1. This input current will only exist when the voltage at any of the input leads is driven negative. This current is due to the collector base junction of the input p-n-p transistors becoming forward biased and thereby acting as input diode clamps. In addition to this diode action, there is also lateral n-p-n parasitic transistor action on the IC chip. This transistor action can cause the output voltages of the amplifiers to go to the V+ voltage level (or to ground for a large overdrive) for the time duration that an input is driven negative. This transistor action is not destructive and normal output states will re-establish when the input voltage, which was negative, again returns to a value greater than -0.3V.
- 2. The maximum output current is approximately 40mA independent of the magnitude of V+. Continuous short circuits at V+ > 15V can cause excessive power dissipation and eventual destruction. Short circuits from the output to V+ can cause overheating and eventual destruction of the device.
- 3. θ_{JA} is measured with the component mounted on an evaluation PC board in free air.

Electrical Specifications

Values Apply for Each Operational Amplifier. Supply Voltage $V+=5V,\ V-=0V,$ Unless Otherwise Specified

	TEST	ТЕМР.		CA124		CA224	, CA324,	LM324		LM2902		
PARAMETER	CONDITIONS	(°C)	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Input Offset		25	-	2	5	-	2	7	-	-	-	mV
Voltage (Note 6)		Full	-	-	7	-	-	9	-	-	10	mV
Average Input Offset Voltage Drift	$R_S = 0\Omega$	Full	-	7	-	-	7	-	-	7	-	μV/°C
Differential Input Voltage (Note 5)		Full	-	-	V+	-	-	V+	-	-	V+	V
Input Common	V+ = 30V	25	0	-	V+ -1.5	0	-	V+ -1.5	-	-	-	V
Mode Voltage Range (Note 5)	V+ = 30V	Full	0	-	V+ -2	0	-	V+ -2	-	-	-	V
	V+ = 26V	Full	-	-	-	-	-	-	0	-	V+ -2	V
Common Mode Rejection Ratio	DC	25	70	85	-	65	70	-	-	-	-	dB
Power Supply Rejection Ratio	DC	25	65	100	-	65	100	-	-	-	-	dB
Input Bias	I _I + or I _I -	25	-	45	150	-	45	250	-	-	-	nA
Current (Note 4)	I _I + or I _I -	Full	-	-	300	-	-	500	-	40	500	nA
Input Offset	l ₁ + - l ₁ -	25	-	3	30	-	5	50	-	-	-	nA
Current	l ₁ + - l ₁ -	Full	-	-	100	-	-	150	-	45	200	nA
Average Input Offset Current Drift		Full	-	10	-	-	10	-	-	10	-	pA/°C

CA124, CA224, CA324, LM324, LM2902

Electrical Specifications


Values Apply for Each Operational Amplifier. Supply Voltage V+ = 5V, V- = 0V, Unless Otherwise Specified (Continued)

		TEST	ТЕМР.		CA124		CA224	, CA324,	LM324		LM2902		
PARAI	METER	CONDITIONS	(°C)	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Large Si Voltage	•	$R_L \ge 2k\Omega$, V+ = 15V (For Large V _O Swing)	25	94	100	-	88	100	-	-	-	-	dB
		$R_L \ge 2k\Omega$, V+ = 15V (For Large V _O Swing)	Full	88	-	-	83	-	-	83	-	-	dB
Output		$R_L = 2k\Omega$	25	0	-	V+ -1.5	0	-	V+ -1.5	-	-	-	V
Voltage Swing	High	$R_L = 2k\Omega$, $V = 30V$	Full	26	-	-	26	-	-	-	-	-	V
	Level	$R_L = 2k\Omega$, $V + = 26V$	Full	-	-	-	-	-	-	22	-	-	V
		$R_L = 10k\Omega, V + = 30V$	Full	27	28	-	27	28	-	23	28	-	V
	Low Level	$R_L = 10k\Omega$	Full	-	5	20	-	5	20	-	5	100	mV
Output Current	Source	V _I + = +1V, V _I - = 0V, V+ = 15V	25	20	40	-	20	40	-	-	-	-	mA
		V_l + = 1V, V_l - = 0, V+ = 15V	Full	10	20	-	10	20	-	10	20	-	mA
	Sink	V _I + = 0V, V _I - = 1V, V+ = 15V	25	10	20	-	10	20	-	-	-	-	mA
		V _I + = 0V, V _I - = 1V, V _O = 200mV	25	12	50	-	12	50	-	-	-	-	μΑ
		V _I - = 1V, V _I + = 0, V+ = 15V	Full	5	8	-	5	8	-	5	8	-	mA
Crosstal	k	f = 1 to 20kHz (Input Referred)	25	-	-120	-	-	-120	-	-	-		dB
Total Su	pply	R _L = ∞	Full	-	0.8	2	-	0.8	2	-	0.7	1.2	mA
Current		R _L = ∞, V+ = 26V	Full	-	-	-	-	-	-	-	1.5	3	mA


NOTES:

- 4. Due to the PNP input stage the direction of the input current is out of the IC. No loading change exists on the input lines because the current is essentially constant, independent of the state of the output.
- 5. The input signal voltage and the input common mode voltage should not be allowed to go negative by more than 0.3V. The positive limit of the common mode voltage range is V+ 1.5V, but either or both inputs can go to +32V without damage.
- 6. $V_O = 1.4V$, $R_S = 0\Omega$ with V+ from 5V to 30V, and over the full input common mode voltage range (0V to V+ 1.5V).

Schematic Diagram (One of Four Operational Amplifiers)



Typical Performance Curves






FIGURE 1. OPEN LOOP FREQUENCY RESPONSE

FIGURE 2. VOLTAGE FOLLOWER PULSE RESPONSE (SMALL SIGNAL)





FIGURE 3. VOLTAGE FOLLOWER PULSE RESPONSE (LARGE SIGNAL)





CMOS Ripple-Carry Binary Counter/Dividers

High-Voltage Types (20-Volt Rating)

CD4020B - 14 Stage CD4024B - 7 Stage CD4040B - 12 Stage

■ CD4020B, CD4024B, and CD4040B are ripple-carry binary counters. All counter stages are master-slave flip-flops. The state of a counter advances one count on the negative transition of each input pulse; a high level on the RESET line resets the counter to its all zeros state. Schmitt trigger action on the input-pulse line permits unlimited rise and fall times. All inputs and outputs

The CD4020B and CD4040B types are supplied in 16-lead hermetic dual-in-line ceramic packages (D and F suffixes), 16-lead dual-in-line plastic packages (E suffix), 16lead ceramic flat packages (K suffix), and in chip form (H suffix).

The CD4024B types are supplied in 14-lead hermetic dual-in-line ceramic packages (D and F suffixes), 14-lead dual-in-line plastic packages (E suffix), and in chip form (H suffix).

Features:

- Medium-speed operation
- Fully static operation
- Buffered inputs and outputs
- 100% tested for quiescent current at 20 V
- Standardized, symmetrical output characteristics
- Fully static operation
- Common reset
- 5-V, 10-V, and 15-V parametric ratings
- Maximum input current of 1 µA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (over full package-tempera-

ture range):


1 V at V_{DD} = 5 V 2 V at V_{DD} = 10 V

2.5 V at VDD = 15 V


■ Meets all requirements of JEDEC Tentative Standard No. 138, "Standard Specifications for Description of 'B' Series CMOS Devices"


Applications:

- Control counters
- Frequency dividers
- Timers
- Time-delay circuits





CD4020B, CD4024B, CD4040B Types







TERMINAL ASSIGNMENTS









CD4020B, CD4024B, CD4040B Types

RECOMMENDED OPERATING CONDITIONS at $T_A = 25^{\circ}C$, Unless Otherwise Specified

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC		V _{DD}	Min.	Max.	UNITS
Supply Voltage Range (at T _A = Full Temperature Range)	Package-		3	18	v
Input-Pulse Frequency,	fφ	5 10 15	- - -	3.5 8 12	MHz
Input-Pulse Width,	tw	5 10 15	140 60 40	_	ns
Input-Pulse Rise or Fall Time,	^t rφ, ^t fφ	5 10 15	Unlim	nited	μs
Reset Pulse Width,	t₩	5 10 15	200 80 60	<u>-</u>	ns
Reset Removal Time,	^t REM	5 10 15	350 150 100		ns




Fig. 1 - Logic diagram for CD40208.




Fig. 2 - Logic diagram for CD4024B.




Fig. 3 - Logic diagram for CD4040B.




Fig. 4 - Detail of typical flip-flop stage.




Fig. 5 - Typical output low (sink) current characteristics.




Fig. 6 - Minimum output low (sink) current characteristics.





Fig. 7 — Typical output high (source) current characteristics,

CD4020B, CD4024B, CD4040B Types

STATIC ELECTRICAL CHARACTERISTICS

CHARACTER-	COND	OITION	15	LIMITS AT INDICATED TEMPE				MPER/	WPERATURES (°C)			
ISTIC	٧o	VIN	VDD						+25		UNITS	
	(V)	(V)	(V)	-55	-40	+85	+125	Min.	Тур.	Max.		
Quiescent Device	_	0,5	5	5	5	150	150	1	0.04	5		
Current,		0,10	10	10	10	300	300	_	0.04	10		
IOD Max.	_	0,15	15	20	20	600	600	-	0.04	20	μΑ	
	-	0,20	20	100	100	3000	3000	-	0.08	100		
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1.	-		
(Sink) Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6			
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	34	6.8	-:]	
Output High	4.6	0,5	. 5	-0.64	-0.61	-0.42	-0.36	-0.51	_ 1_	-	mA	
(Source)	2.5	0,5	. 5	-2	-t.8	-1.3	-1.15	-1.6	-3.2	-	i.,	
Current, IOH Min.	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	-]	
	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	_		
Output Voltage:		0,5	5		0	.05			0.	0.05		
Low-Level, VOL Max.		0,10	10	0,05				_	0	0.05	-	
VOL IIIax.	_	0,15	15		0	.05			0	0.05	v	
Output Voltage:	_	0,5	5		4	.95	_	4.95	5	-		
High-Level,	-	0,10	10		9	.95		9.95	10	-		
VOH Min.	_	0,15	15		14	.95		14.95	15	-		
Input Low	0.5, 4.5	. +	5		1	1.5		_	<u> </u>	1.5		
Voltage,	1, 9	-1	10			3		_		3		
VIL Max.	1.5,13.5	_	15			4		_		4		
Input High	0.5, 4.5	-	5		3	3.5		3.5	—		٧	
Voltage,	1, 9	1	10			7		7	_	-		
VIH Min.	1.5,13.5		15		•	11		11	-	_		
Input Current	-	0,18	18	±0.1	±0.1	±1	±1	-	±10-5	±0.1	μΑ	



ig. 8 – Minimum output high (source) current cherecteristics.






Fig. 9 — Typical transition time as a function of load capacitance.



Dimensions and Ped Layout for CD40208H. Dimensions and pad layout for CD40408H are identical.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10⁻³ inch).



Dimensions and Pad Layout for CD40248H.

DYNAMIC ELECTRICAL CHARACTERISTICS at T $_A$ = 25°C, input t $_r$, t $_f$ = 20 ns, C $_L$ = 50 pF, R $_L$ = 200 k Ω

CD4020B, CD4024B, CD4040B Types

-				LIMITS				
CHARACTERISTIC	TEST CONDITIONS	V _{DD} (V)	Min.	Тур.	Max.	UNITS		
Input-Pulse Operation								
Propagation Delay Time, ϕ to		. 6		180	360			
Q ₁ Out; t _{PHL} , t _{PLH}		10	_	80	160	ns		
		15	-	65	130			
Q_n to $Q_n + 1$;		5		100	330			
tent, telh		10		40	80	ns		
THE TEN		15	-	30	60			
Transition Time,		5		100	200			
tTHL, tTLH		10	_	50	100	ns		
		15	_	40	80			
Minimum Input-Pulse Width, t _W		5		70	140			
		10	_	30	60	ns		
		15.	_	20	40			
		5						
Input-Pulse Rise or Fall		۱ (μs					
Time, t _{rφ} , t _{fφ}		15	1					
Maximum Imput Bulan		5	3.5	7	_			
Maximum Input-Pulse Frequency, f_{ϕ}		10	8	16		MHz		
		15	12	24	_			
Input Capacitance, C ₁	Any Input		-	5	7.5	p₽		
Reset Operation								
Propagation Dolay		- 5	_	140	280			
Propagation Delay Time, tpHL		10	-	60	120	ns		
		15	_	50	100			
Minimum Reset Pulse		5		100	200			
Width, tw		10	_	40	80	ns		
		15		30	60			
Reset Removal Time,		5		175	350			
tREM		10	_	75	150	ns		
71 E 191		15	-	50	100			




Fig. 10 — Typical propagation delay time as a function of load capacitance (φ to Q₁).




Fig. 11 — Typical dynamic power dissipation as a function of input pulse frequency for CD4020B.





Fig. 12 – Dynamic power dissipation test circuit for CD40208.






Fig. 14 - Input voltage test circuits.




Fig. 15 - Input current test circuit.

TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC


TC4030BP, TC4030BF, TC4030BFN

TC4030B QUAD EXCLUSIVE - OR GATE

TC4030B contains four circuits of exclusive OR gates. Since the buffers of two stage inverters are provided for all the outputs, the input/output voltage characteristic has been improved and the noise immunity has been also improved. And increase of transmission time due to load capacity increase is kept minimum.

Wide variety of applications are offerred, such as digital comparators and parity circuits.


(Note) The JEDEC SOP (FN) is not available in Japan.




MAXIMUM RATINGS

CHARACTERISTIC	SYMBOL	RATING	UNIT
DC Supply Voltage	V_{DD}	$V_{SS} - 0.5 \sim V_{SS} + 20$	٧
Input Voltage	VIN	$V_{SS} - 0.5 \sim V_{DD} + 0.5$	V
Output Voltage	V _{OUT}	$V_{SS} - 0.5 \sim V_{DD} + 0.5$	٧
DC Input Current	I _{IN}	± 10	mA
Power Dissipation	P _D	300 (DIP) / 180 (SOIC)	mW
Operating Temperature Range	T _{opr}	- 40~85	°C
Storage Temperature Range	T _{stg}	- 65~150	°C

CIRCUIT DIAGRAM



PIN ASSIGNMENT



TRIITH TARIF

IKOIII IABEL		
INP	OUTPUT	
Α	В	Х
L	L	L
L	Н	Н
Н	L	Н
Н	Н	L

2001-05-17

RECOMMENDED OPERATING CONDITIONS ($V_{SS} = 0V$)

CHARACTERISTIC	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
DC Supply Voltage	V _{DD}		3	_	18	V
Input Voltage	V _{IN}		0	_	V_{DD}	V

STATIC ELECTRICAL CHARACTERISTICS ($V_{SS} = 0V$)


CHARACTERISTIC	SYM-	TEST CONDITION	V _{DD}	- 4	0°C		25°C		85	°C	UNIT
CHARACTERISTIC	BOL	TEST CONDITION	(V)	MIN.	MAX.	MIN.	TYP.	MAX.	MIN.	MAX.	UNIT
High-Level Output Voltage	V _{OH}	$ I_{OUT} < 1\mu A$ $V_{IN} = V_{SS}, V_{DD}$	5 10 15	4.95 9.95 14.95	_ _ _	4.95 9.95 14.95	5.00 10.00 15.00	_ _ _	4.95 9.95 14.95	_ 	,
Low-Level Output Voltage	V _{OL}	$ I_{OUT} < 1\mu A$ $V_{IN} = V_{SS}, V_{DD}$	5 10 15	 	0.05 0.05 0.05		0.00 0.00 0.00	0.05 0.05 0.05		0.05 0.05 0.05	V
Output High Current	I _{OH}	$V_{OH} = 4.6V$ $V_{OH} = 2.5V$ $V_{OH} = 9.5V$ $V_{OH} = 13.5V$ $V_{IN} = V_{SS}$, V_{DD}	5 5 10 15	- 0.61 - 2.50 - 1.50 - 4.00	_ _	- 0.51 - 2.10 - 1.30 - 3.40	- 1.0 - 4.0 - 2.2 - 9.0		- 0.42 - 1.70 - 1.10 - 2.80		m A
Output Low Current	I _{OL}	$V_{OL} = 0.4V$ $V_{OL} = 0.5V$ $V_{OL} = 1.5V$ $V_{IN} = V_{SS}, V_{DD}$	5 10 15	0.61 1.50 4.00	_	0.51 1.30 3.40	1.2 3.2 12.0		0.42 1.10 2.80	111	
Input High Voltage	V _{IH}	$V_{OUT} = 0.5V, 4.5V$ $V_{OUT} = 1.0V, 9.0V$ $V_{OUT} = 1.5V, 13.5V$ $ I_{OUT} < 1\mu A$	5 10 15	3.5 7.0 11.0		3.5 7.0 11.0	2.75 5.50 8.25		3.5 7.0 11.0		V
Input Low Voltage	V _{IL}	$V_{OUT} = 0.5V, 4.5V$ $V_{OUT} = 1.0V, 9.0V$ $V_{OUT} = 1.5V, 13.5V$ $ I_{OUT} < 1\mu A$	5 10 15		1.5 3.0 4.0	_ _ _	2.25 4.50 6.75	1.5 3.0 4.0	_ _ _	1.5 3.0 4.0	V
Input "H"Level Current "L" Level	I _{IH}	V _{IH} = 18V	18 18	_	0.1 - 0.1	_	10 ⁻⁵ - 10 ⁻⁵	0.1 -0.1	_	1.0	
Quiescent Supply Current	I _{IL}	$V_{IL} = 0V$ $V_{IN} = V_{SS}, V_{DD}*$	5 10 15		1 2 4		0.001 0.001 0.002	1 2 4	_ _ _ _	7.5 15.0 30.0	μΑ

^{*} All valid input combinations.

DYNAMIC ELECTRICAL CHARACTERISTICS (Ta = 25° C, Vss = 0V, $C_L = 50_PF$)


CHARACTERISTIC	SYMBOL	TEST CONDITION	V _{DD} (V)	MIN.	TYP.	MAX.	UNIT
Output Transition Time			5	_	70	200	
Output Transition Time (Low to High)	t _{TLH}		10	_	35	100	
(Low to High)			15	<u> </u>	30	80	
Output Transition Time			5	_	70	200	ns
Output Transition Time	t _{THL}		10	_	35	100	
(High to Low)			15	<u> </u>	30	80	
	4		5	_	90	280	
Propagation Delay Time	t _{pLH}		10	_	45	130	ns
, ,	t _{pHL}		15	_	35	100	
Input Capacitance	C _{IN}		•	_	5	7.5	pF

CIRCUIT AND WAVEFORM FOR MEASUREMENT OF DYNAMIC CHARACTERISTICS




DIP 14PIN PACKAGE DIMENSIONS (DIP14-P-300-2.54)

Unit in mm




SOP 14PIN (200mil BODY) PACKAGE DIMENSIONS (SOP14-P-300-1.27)

Unit in mm



SOP 14PIN (150mil BODY) PACKAGE DIMENSIONS (SOL14-P-150 -1.27)


Unit in mm



RESTRICTIONS ON PRODUCT USE

000707EBA

- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.



CD4049UBM/CD4049UBC Hex Inverting Buffer CD4050BM/CD4050BC Hex Non-Inverting Buffer

General Description

These hex buffers are monolithic complementary MOS (CMOS) integrated circuits constructed with N- and P-channel enhancement mode transistors. These devices feature logic level conversion using only one supply voltage (V_DD). The input signal high level (V_IH) can exceed the V_DD supply voltage when these devices are used for logic level conversions. These devices are intended for use as hex buffers, CMOS to DTL/TTL converters, or as CMOS current drivers, and at V_DD = 5.0V, they can drive directly two DTL/TTL loads over the full operating temperature range.

Features


- Wide supply voltage range
- 3.0V to 15V
- Direct drive to 2 TTL loads at 5.0V over full temperature range
- High source and sink current capability
- \blacksquare Special input protection permits input voltages greater than $V_{\mbox{\scriptsize DD}}$

Applications

- CMOS hex inverter/buffer
- CMOS to DTL/TTL hex converter
- CMOS current "sink" or "source" driver
- CMOS high-to-low logic level converter


Connection Diagrams

CD4049UBM/CD4049UBC Dual-In-Line Package



Order Number CD4049UB or CD4049B

CD4050BM/CD4050BC Dual-In-Line Package



Order Number CD4050UB or CD4050B

Absolute Maximum Ratings (Notes 1 & 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

 $\begin{array}{lll} \text{Supply Voltage (V_{DD})} & -0.5 \text{V to } + 18 \text{V} \\ \text{Input Voltage (V_{IN})} & -0.5 \text{V to } + 18 \text{V} \\ \text{Voltage at Any Output Pin (V_{OUT})} & -0.5 \text{V to V}_{DD} + 0.5 \text{V} \\ \text{Storage Temperature Range (T_S)} & -65 ^{\circ} \text{C to } + 150 ^{\circ} \text{C} \\ \end{array}$

Power Dissipation (P_D)

Dual-In-Line 700 mW Small Outline 500 mW

Lead Temperature (T_L)
(Soldering, 10 seconds)

260°C

Recommended Operating Conditions (Note 2)

 $\begin{array}{lll} \mbox{Supply Voltage (V$_{DD}$)} & 3V \mbox{ to 15V} \\ \mbox{Input Voltage (V$_{IN}$)} & 0V \mbox{ to 15V} \\ \mbox{Voltage at Any Output Pin (V$_{OUT}$)} & 0 \mbox{ to V}_{DD} \end{array}$

Operating Temperature Range (T_A)

DC Electrical Characteristics CD4049M/CD4050BM (Note 2)

Symbol	Parameter	Conditions	- 5	5°C	+ 25°C			+ 125°C		Units
Зуппоот	raiailletei	Conditions	Min	Max	Min	Тур	Max	Min	Max	Uiiis
I _{DD}	Quiescent Device Current	$V_{DD} = 5V$ $V_{DD} = 10V$ $V_{DD} = 15V$		1.0 2.0 4.0		0.01 0.01 0.03	1.0 2.0 4.0		30 60 120	μΑ μΑ μΑ
V _{OL}	Low Level Output Voltage	$V_{IH} = V_{DD}, V_{IL} = 0V,$ $ I_O < 1 \mu A$ $V_{DD} = 5V$ $V_{DD} = 10V$ $V_{DD} = 15V$		0.05 0.05 0.05		0 0 0	0.05 0.05 0.05		0.05 0.05 0.05	V V V
V _{OH}	High Level Output Voltage	$V_{IH} = V_{DD}, V_{IL} = 0V,$ $ I_O < 1 \mu A$ $V_{DD} = 5V$ $V_{DD} = 10V$ $V_{DD} = 15V$	4.95 9.95 14.95		4.95 9.95 14.95	5 10 15		4.95 9.95 14.95		V V
V _{IL}	Low Level Input Voltage (CD4050BM Only)	$ I_O < 1 \mu A$ $V_{DD} = 5V, V_O = 0.5V$ $V_{DD} = 10V, V_O = 1V$ $V_{DD} = 15V, V_O = 1.5V$		1.5 3.0 4.0		2.25 4.5 6.75	1.5 3.0 4.0		1.5 3.0 4.0	V V V
V _{IL}	Low Level Input Voltage (CD4049UBM Only)	$ I_O < 1 \mu A$ $V_{DD} = 5V, V_O = 4.5V$ $V_{DD} = 10V, V_O = 9V$ $V_{DD} = 15V, V_O = 13.5V$		1.0 2.0 3.0		1.5 2.5 3.5	1.0 2.0 3.0		1.0 2.0 3.0	V V V
V _{IH}	High Level Input Voltage (CD4050BM Only)	$ I_O < 1 \mu A$ $V_{DD} = 5V, V_O = 4.5V$ $V_{DD} = 10V, V_O = 9V$ $V_{DD} = 15V, V_O = 13.5V$	3.5 7.0 11.0		3.5 7.0 11.0	2.75 5.5 8.25		3.5 7.0 11.0		V V V
V _{IH}	High Level Input Voltage (CD4049UBM Only)	$ I_O < 1 \mu A$ $V_{DD} = 5V, V_O = 0.5V$ $V_{DD} = 10V, V_O = 1V$ $V_{DD} = 15V, V_O = 1.5V$	4.0 8.0 12.0		4.0 8.0 12.0	3.5 7.5 11.5		4.0 8.0 12.0		V V V
l _{OL}	Low Level Output Current (Note 3)	$\begin{aligned} &V_{IH} = V_{DD}, V_{IL} = 0V \\ &V_{DD} = 5V, V_{O} = 0.4V \\ &V_{DD} = 10V, V_{O} = 0.5V \\ &V_{DD} = 15V, V_{O} = 1.5V \end{aligned}$	5.6 12 35		4.6 9.8 29	5 12 40		3.2 6.8 20		mA mA mA

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed; they are not meant to imply that the devices should be operated at these limits. The table of "Recommended Operating Conditions" and "Electrical Characteristics" provides conditions for actual device operation.

Note 2: $V_{SS} = 0V$ unless otherwise specified.

Note 3: These are peak output current capabilities. Continuous output current is rated at 12 mA maximum. The output current should not be allowed to exceed this value for extended periods of time. IOL and IOH are tested one output at a time.

DC Electrical Characteristics CD4049M/CD4050BM (Note 2) (Continued)

Symbol	Parameter	Conditions	−55°C		+ 25°C			+ 12	5°C	Units
J	rarameter		Min	Max	Min	Тур	Max	Min	Max	Omits
Іон	High Level Output Current	$V_{IH} = V_{DD}, V_{IL} = 0V$								
	(Note 3)	$V_{DD} = 5V, V_{O} = 4.6V$	-1.3		-1.1	-1.6		-0.72		mA
		$V_{DD} = 10V, V_{O} = 9.5V$	-2.6		-2.2	-3.6		-1.5		mA
		$V_{DD} = 15V, V_{O} = 13.5V$	-8.0		-7.2	-12		-5.0		mA
I _{IN}	Input Current	$V_{DD} = 15V, V_{IN} = 0V$		-0.1		-10-5	-0.1		-1.0	μΑ
		$V_{DD} = 15V, V_{IN} = 15V$		0.1		10-5	0.1		1.0	μΑ

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed; they are not meant to imply that the devices should be operated at these limits. The table of "Recommended Operating Conditions" and "Electrical Characteristics" provides conditions for actual device operation.

Note 2: V_{SS} = 0V unless otherwise specified.

Note 3: These are peak output current capabilities. Continuous output current is rated at 12 mA maximum. The output current should not be allowed to exceed this value for extended periods of time. I_{OL} and I_{OH} are tested one output at a time.

DC Electrical Characteristics CD4049UBC/CD4050BC (Note 2)

Symbol	Parameter	Conditions	-40	0°C		+ 25°C		+ 8	5°C	Units
Symbol	raiailletei	Conditions	Min	Max	Min	Тур	Max	Min	Max	Ullits
I _{DD}	Quiescent Device Current	$V_{DD} = 5V$ $V_{DD} = 10V$ $V_{DD} = 15V$		4 8 16		0.03 0.05 0.07	4.0 8.0 16.0		30 60 120	μΑ μΑ μΑ
V _{OL}	Low Level Output Voltage	$V_{IH} = V_{DD}, V_{IL} = 0V,$ $ I_O < 1 \mu A$ $V_{DD} = 5V$ $V_{DD} = 10V$ $V_{DD} = 15V$		0.05 0.05 0.05		0 0 0	0.05 0.05 0.05		0.05 0.05 0.05	V V
V _{OH}	High Level Output Voltage	$V_{IH} = V_{DD}, V_{IL} = 0V,$ $ I_O < 1 \mu A$ $V_{DD} = 5V$ $V_{DD} = 10V$ $V_{DD} = 15V$	4.95 9.95 14.95		4.95 9.95 14.95	5 10 15		4.95 9.95 14.95		V V
V _{IL}	Low Level Input Voltage (CD4050BC Only)	$ I_O < 1 \mu A$ $V_{DD} = 5V, V_O = 0.5V$ $V_{DD} = 10V, V_O = 1V$ $V_{DD} = 15V, V_O = 1.5V$		1.5 3.0 4.0		2.25 4.5 6.75	1.5 3.0 4.0		1.5 3.0 4.0	V V V
V _{IL}	Low Level Input Voltage (CD4049UBC Only)	$ I_O < 1 \mu A$ $V_{DD} = 5V, V_O = 4.5V$ $V_{DD} = 10V, V_O = 9V$ $V_{DD} = 15V, V_O = 13.5V$		1.0 2.0 3.0		1.5 2.5 3.5	1.0 2.0 3.0		1.0 2.0 3.0	V V
V _{IH}	High Level Input Voltage (CD4050BC Only)	$ I_O < 1 \mu A$ $V_{DD} = 5V, V_O = 4.5V$ $V_{DD} = 10V, V_O = 9V$ $V_{DD} = 15V, V_O = 13.5V$	3.5 7.0 11.0		3.5 7.0 11.0	2.75 5.5 8.25		3.5 7.0 11.0		V V V
V _{IH}	High Level Input Voltage (CD4049UBC Only)	$ I_O < 1 \mu A$ $V_{DD} = 5V, V_O = 0.5V$ $V_{DD} = 10V, V_O = 1V$ $V_{DD} = 15V, V_O = 1.5V$	4.0 8.0 12.0		4.0 8.0 12.0	3.5 7.5 11.5		4.0 8.0 12.0		V V V

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed; they are not meant to imply that the devices should be operated at these limits. The table of "Recommended Operating Conditions" and "Electrical Characteristics" provides conditions for actual device operation.

Note 2: $V_{SS} = ov$ unless otherwise specified.

Note 3: These are peak output current capabilities. Continuous output current is rated at 12 mA maximum. The output current should not be allowed to exceed this value for extended periods of time. I_{OL} and I_{OH} are tested one output at a time.

DC Electrical Characteristics CD4049UBC/CD4050BC (Note 2) (Continued)

Symbol	Parameter	Conditions	-4	0°C	+ 25°C			+ 8	5°C	Units
Symbol	raiametei	Conditions	Min	Max	Min	Тур	Max	Min	Max	Oilles
loL	Low Level Output Current	$V_{IH} = V_{DD}, V_{IL} = 0V$								
	(Note 3)	$V_{DD} = 5V, V_{O} = 0.4V$	4.6		4.0	5		3.2		mA
		$V_{DD} = 10V, V_{O} = 0.5V$	9.8		8.5	12		6.8		mA
		$V_{DD} = 15V, V_{O} = 1.5V$	29		25	40		20		mA
ГОН	High Level Output Current	$V_{IH} = V_{DD}, V_{IL} = 0V$								
	(Note 3)	$V_{DD} = 5V, V_{O} = 4.6V$	-1.0		-0.9	-1.6		-0.72		mA
		$V_{DD} = 10V, V_{O} = 9.5V$	-2.1		-1.9	-3.6		-1.5		mΑ
		$V_{DD} = 15V, V_{O} = 13.5V$	-7.1		-6.2	-12		-5		mΑ
I _{IN}	Input Current	$V_{DD} = 15V, V_{IN} = 0V$	-0.3		-0.3	-10-5			-1.0	μΑ
		$V_{DD} = 15V, V_{IN} = 15V$	0.3		0.3	10-5			1.0	μΑ

AC Electrical Characteristics* CD4049UBM/CD4049UBC

 $\rm T_A = 25^{\circ}\rm C,\, C_L = 50~pF,\, R_L = 200k,\, t_r = t_f = 20~ns,\, unless otherwise specified$

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t _{PHL}	Propagation Delay Time	$V_{DD} = 5V$		30	65	ns
	High-to-Low Level	$V_{DD} = 10V$		20	40	ns
		$V_{DD} = 15V$		15	30	ns
t _{PLH}	Propagation Delay Time	$V_{DD} = 5V$		45	85	ns
	Low-to-High Level	$V_{DD} = 10V$		25	45	ns
		$V_{DD} = 15V$		20	35	ns
t _{THL}	Transition Time	$V_{DD} = 5V$		30	60	ns
	High-to-Low Level	$V_{DD} = 10V$		20	40	ns
		$V_{DD} = 15V$		15	30	ns
t _{TLH}	Transition Time	$V_{DD} = 5V$		60	120	ns
	Low-to-High Level	$V_{DD} = 10V$		30	55	ns
		$V_{DD} = 15V$		25	45	ns
C _{IN}	Input Capacitance	Any Input		15	22.5	pF

^{*}AC Parameters are guaranteed by DC correlated testing.

AC Electrical Characteristics* CD4050BM/CD4050BC


 $\rm T_A = 25^{\circ}\rm C,\, C_L = 50~pF,\, R_L = 200k,\, t_r = t_f = 20~ns,\, unless otherwise specified$


Symbol	Parameter	Conditions	Min	Тур	Max	Units
t _{PHL}	Propagation Delay Time	$V_{DD} = 5V$		60	110	ns
	High-to-Low Level	$V_{DD} = 10V$		25	55	ns
		$V_{DD} = 15V$		20	30	ns
t _{PLH}	Propagation Delay Time	$V_{DD} = 5V$		60	120	ns
	Low-to-High Level	$V_{DD} = 10V$		30	55	ns
		$V_{DD} = 15V$		25	45	ns
t _{THL}	Transition Time	$V_{DD} = 5V$		30	60	ns
	High-to-Low Level	$V_{DD} = 10V$		20	40	ns
		$V_{DD} = 15V$		15	30	ns
t _{TLH}	Transition Time	$V_{DD} = 5V$		60	120	ns
	Low-to-High Level	$V_{DD} = 10V$		30	55	ns
		$V_{DD} = 15V$		25	45	ns
C _{IN}	Input Capacitance	Any Input		5	7.5	pF

^{*}AC Parameters are guaranteed by DC correlated testing.

Schematic Diagrams


CD4049UBM/CD4049UBC 1 of 6 Identical Units






TL/F/5971-3

Switching Time Waveforms



Typical Applications

CMOS to TTL or CMOS at a Lower $\ensuremath{\text{V}_{DD}}$




Note: $V_{DD1} \ge V_{DD2}$


TL/F/5971-6

Note: In the case of the CD4049UBM/CD4049UBC the output drive capability increases with increasing input voltage. E.g., If V_{DD1} = 10V the CD4049UBM/CD4049UBC could drive 4 TTL loads.

Physical Dimensions inches (millimeters)



Ceramic Dual-In-Line Package (J)
Order Number CD4049UBMJ, CD4049UBCJ, CD4049BMJ or CD4049BCJ NS Package Number J16A



Molded Dual-In-Line Package (N) Order Number CD4050BMN, CD4050BCN, CD4050BMN or CD4050BCN NS Package Number N16E

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor

National Semiconducto Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018

National Semiconductor Europe

Fax: (+49) 0-180-530 85 86 Fax: (+49) U-18U-35U oo oo Email: onjwege etevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tei: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 93 58 Italiano Tel: (+49) 0-180-534 16 80

National Semiconductor Hong Kong Ltd.
13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960

National Semiconductor Japan Ltd.
Tel: 81-043-299-2309
Fax: 81-043-299-2408



October 1987 Revised January 1999

CD4046BC

Micropower Phase-Locked Loop

General Description

The CD4046BC micropower phase-locked loop (PLL) consists of a low power, linear, voltage-controlled oscillator (VCO), a source follower, a zener diode, and two phase comparators. The two phase comparators have a common signal input and a common comparator input. The signal input can be directly coupled for a large voltage signal, or capacitively coupled to the self-biasing amplifier at the signal input for a small voltage signal.

Phase comparator I, an exclusive OR gate, provides a digital error signal (phase comp. I Out) and maintains 90° phase shifts at the VCO center frequency. Between signal input and comparator input (both at 50% duty cycle), it may lock onto the signal input frequencies that are close to harmonics of the VCO center frequency.

Phase comparator II is an edge-controlled digital memory network. It provides a digital error signal (phase comp. II Out) and lock-in signal (phase pulses) to indicate a locked condition and maintains a 0° phase shift between signal input and comparator input.

The linear voltage-controlled oscillator (VCO) produces an output signal (VCO Out) whose frequency is determined by the voltage at the VCO $_{\rm IN}$ input, and the capacitor and resistors connected to pin C1 $_{\rm A}$, C1 $_{\rm B}$, R1 and R2.

The source follower output of the VCO $_{IN}$ (demodulator Out) is used with an external resistor of 10 k Ω or more.

The INHIBIT input, when high, disables the VCO and source follower to minimize standby power consumption. The zener diode is provided for power supply regulation, if necessary.

Features

■ Wide supply voltage range: 3.0V to 18V

 \blacksquare Low dynamic power consumption: 70 μW (typ.) at f_0 = 10 kHz, V_{DD} = 5V

■ VCO frequency: 1.3 MHz (typ.) at $V_{DD} = 10V$

■ Low frequency drift: 0.06%/°C at V_{DD} = 10V with temperature

■ High VCO linearity: 1% (typ.)

Applications

- · FM demodulator and modulator
- · Frequency synthesis and multiplication
- · Frequency discrimination
- · Data synchronization and conditioning
- Voltage-to-frequency conversion
- · Tone decoding
- FSK modulation
- Motor speed control

Ordering Code:

Order Number	Package Number	Package Description
CD4046BCM	M16A	16-Lead Small Outline integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Body
CD4046BCN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram

PIN Assignments for SOIC and DIP PHASE PULSES 1 PHASE COMP I OUT 2 COMPARATOR IN 3 VCO OUT 4 INHIBIT 5 C1_A 6 C1_B 7 V_{SS} 8 Top View

CD4046BC Block Diagram COMPARATOR PHASE COMP II OUT DEMODULATOR 10 OUT ZENER FIGURE 1.

Absolute Maximum Ratings(Note 1)

(Note 2)

 $\begin{array}{ll} \text{DC Supply Voltage (V}_{\text{DD}}) & -0.5 \text{ to } +18 \text{ V}_{\text{DC}} \\ \text{Input Voltage (V}_{\text{IN}}) & -0.5 \text{ to } \text{V}_{\text{DD}} +0.5 \text{ V}_{\text{DC}} \\ \text{Storage Temperature Range (T}_{\text{S}}) & -65^{\circ}\text{C to } +150^{\circ}\text{C} \end{array}$

Power Dissipation (P_D)

 Dual-In-Line
 700 mW

 Small Outline
 500 mW

Lead Temperature (T_L)

(Soldering, 10 seconds) 260°C

Recommended Operating Conditions (Note 2)

DC Supply Voltage (V_{DD}) 3 to 15 V_{DC} Input Voltage (V_{IN}) 0 to V_{DD} V_{DC} Operating Temperature Range (T_{A}) -40° C to $+85^{\circ}$ C

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of "Recommended Operating Conditions" and "Electrical Characteristics" provides conditions for actual device operation.

Note 2: $V_{SS} = 0V$ unless otherwise specified.

DC Electrical Characteristics (Note 2)

0	D	O and distance	-40	0°C		+25°C		+8	5°C	
Symbol	Parameter	Conditions	Min	Max	Min	Тур	Max	Min	Max	Units
I _{DD}	Quiescent Device Current	Pin 5 = V _{DD} , Pin 14 = V _{DD} ,								
		Pin 3, 9 = V_{SS}								
		$V_{DD} = 5V$		20		0.005	20		150	μΑ
		$V_{DD} = 10V$		40		0.01	40		300	μΑ
		$V_{DD} = 15V$		80		0.015	80		600	μΑ
		Pin 5 = V _{DD} , Pin 14 = Open,								
		Pin 3, 9 = V _{SS}								
		$V_{DD} = 5V$		70		5	55		205	μΑ
		$V_{DD} = 10V$		530		20	410		710	μΑ
		V _{DD} = 15V		1500		50	1200		1800	μΑ
V _{OL}	LOW Level Output Voltage	$V_{DD} = 5V$		0.05		0	0.05		0.05	V
		V _{DD} = 10V		0.05		0	0.05		0.05	V
		V _{DD} = 15V		0.05		0	0.05		0.05	V
V _{OH}	HIGH Level Output Voltage	$V_{DD} = 5V$	4.95		4.95	5		4.95		V
		$V_{DD} = 10V$	9.95		9.95	10		9.95		V
		$V_{DD} = 15V$	14.95		14.95	15		14.95		V
V _{IL}	LOW Level Input Voltage	$V_{DD} = 5V$, $V_{O} = 0.5V$ or 4.5V		1.5		2.25	1.5		1.5	V
	Comparator and Signal In	$V_{DD} = 10V, V_{O} = 1V \text{ or } 9V$		3.0		4.5	3.0		3.0	V
		$V_{DD} = 15V$, $V_{O} = 1.5V$ or $13.5V$		4.0		6.25	4.0		4.0	V
V _{IH}	HIGH Level Input Voltage	$V_{DD} = 5V, V_{O} = 0.5V \text{ or } 4.5V$	3.5		3.5	2.75		3.5		V
	Comparator and Signal In	$V_{DD} = 10V, V_{O} = 1V \text{ or } 9V$	7.0		7.0	5.5		7.0		V
		$V_{DD} = 15V$, $V_{O} = 1.5V$ or $13.5V$	11.0		11.0	8.25		11.0		V
I _{OL}	LOW Level Output Current	$V_{DD} = 5V, V_{O} = 0.4V$	0.52		0.44	0.88		0.36		mA
	(Note 4)	$V_{DD} = 10V, V_{O} = 0.5V$	1.3		1.1	2.25		0.9		mA
		$V_{DD} = 15V, V_{O} = 1.5V$	3.6		3.0	8.8		2.4		mA
I _{OH}	HIGH Level Output Current	$V_{DD} = 5V, V_{O} = 4.6V$	-0.52		-0.44	-0.88		-0.36		mA
	(Note 4)	$V_{DD} = 10V, V_{O} = 9.5V$	-1.3		-1.1	-2.25		-0.9		mA
		$V_{DD} = 15V, V_{O} = 13.5V$	-3.6		-3.0	-8.8		-2.4		mA
I _{IN}	Input Current	All Inputs Except Signal Input								
		$V_{DD} = 15V, V_{IN} = 0V$		-0.3		-10 ⁻⁵	-0.3		-1.0	μΑ
		$V_{DD} = 15V, V_{IN} = 15V$		0.3		10 ⁻⁵	0.3		1.0	μΑ
C _{IN}	Input Capacitance	Any Input (Note 3)					7.5			pF
P _T	Total Power Dissipation	$f_0 = 10 \text{ kHz}, R1 = 1 \text{ M}\Omega,$								
		$R2 = \infty, \varsigma X O_{IN} = \varsigma_{\Delta\Delta}/2$								
		$V_{DD} = 5V$				0.07				mW
		$V_{DD} = 10V$				0.6				mW
		$V_{DD} = 15V$				2.4				mW

Note 3: Capacitance is guaranteed by periodic testing.

Note 4: \mathbf{I}_{OH} and \mathbf{I}_{OL} are tested one output at a time.


Symbol	Parameter	Conditions	Min	Тур	Max	Units
/CO SECT	ION	 				1
DD	Operating Current	$f_0 = 10 \text{ kHz}, R1 = 1 \text{ M}\Omega,$				
		$R2 = \infty$, $\zeta XO_{IN} = \zeta_{\Delta\Delta}/2$				
		$V_{DD} = 5V$		20		μΑ
		V _{DD} = 10V		90		μА
		V _{DD} = 15V		200		μΑ
MAX	Maximum Operating Frequency	C1 = 50 pF, R1 = 10 k Ω ,				
		$R2 = \infty$, $\zeta XO_{IN} = \zeta_{\Delta\Delta}$				
		$V_{DD} = 5V$	0.4	0.8		MHz
		V _{DD} = 10V	0.6	1.2		MHz
		V _{DD} = 15V	1.0	1.6		MHz
	Linearity	VCO _{IN} = 2.5V ±0.3V,				
		$R1 \ge 10 \text{ k}\Omega, V_{DD} = 5V$		1		%
		VCO _{IN} = 5V ±2.5V,				
		$R1 \ge 400 \text{ k}\Omega, V_{DD} = 10V$		1		%
		$VCO_{IN} = 7.5V \pm 5V,$				
		$R1 \ge 1 M\Omega$, $V_{DD} = 15V$		1		%
	Temperature-Frequency Stability	%/°C∝1/φ. ς _{ΔΔ}				
	No Frequency Offset, f _{MIN} = 0	R2 = ∞				
		$V_{DD} = 5V$		0.12-0.24		%/°C
		V _{DD} = 10V		0.04-0.08		%/°C
		V _{DD} = 15V		0.015-0.03		%/°C
	Frequency Offset, f _{MIN} ≠ 0	$V_{DD} = 5V$		0.06-0.12		%/°C
		V _{DD} = 10V		0.05-0.1		%/°C
		V _{DD} = 15V		0.03-0.06		%/°C
/CO _{IN}	Input Resistance	$V_{DD} = 5V$		10 ⁶		МΩ
		V _{DD} = 10V		10 ⁶		МΩ
		V _{DD} = 15V		10 ⁶		МΩ
/CO	Output Duty Cycle	V _{DD} = 5V		50		%
		V _{DD} = 10V		50		%
		V _{DD} = 15V		50		%
ΓHL	VCO Output Transition Time	$V_{DD} = 5V$		90	200	ns
THL	1	V _{DD} = 10V		50	100	ns
		V _{DD} = 15V		45	80	ns
PHASE CO	MPARATORS SECTION	l	<u> </u>	1		1
R _{IN}	Input Resistance					
	Signal Input	$V_{DD} = 5V$	1	3		МΩ
		V _{DD} = 10V	0.2	0.7		МΩ
		V _{DD} = 15V	0.1	0.3		МΩ
	Comparator Input	$V_{DD} = 5V$		10 ⁶		МΩ
		V _{DD} = 10V		10 ⁶		МΩ
		V _{DD} = 15V		10 ⁶		МΩ
	AC-Coupled Signal Input Voltage	C _{SERIES} = 1000 pF		1		
	Sensitivity	f = 50 kHz				
		$V_{DD} = 5V$		200	400	mV
		$V_{DD} = 3V$ $V_{DD} = 10V$		400	800	mV
		$V_{DD} = 15V$		700	1400	mV

AC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
DEMODUL	ATOR OUTPUT	•	•	•		•
VCO _{IN} -	Offset Voltage	$RS \ge 10 \ k\Omega, \ V_{DD} = 5V$		1.50	2.2	V
V _{DEM}		$RS \geq 10 \ k\Omega, \ V_{DD} = 10 V$		1.50	2.2	V
		$RS \geq 50~k\Omega,~V_{DD} = 15V$		1.50	2.2	V
	Linearity	RS ≥ 50 kΩ				
		$VCO_{IN} = 2.5V \pm 0.3V$, $V_{DD} = 5V$		0.1		%
		$VCO_{IN} = 5V \pm 2.5V, V_{DD} = 10V$		0.6		%
		$VCO_{IN} = 7.5V \pm 5V, V_{DD} = 15V$		0.8		%
ZENER DIC	DDE					
VZ	Zener Diode Voltage	$I_Z = 50 \mu A$	6.3	7.0	7.7	V
R _Z	Zener Dynamic Resistance	I _Z = 1 mA		100		Ω

Note 5: AC Parameters are guaranteed by DC correlated testing.

Phase Comparator State Diagrams








FIGURE 2.




Typical Performance Characteristics


Typical Center Frequency vs C1 for R1 = 10 k Ω , 100 k Ω and 1 M Ω



Typical Frequency vs C1 for R2 = 10 k Ω , 100 k Ω and 1 M Ω



Note: To obtain approximate total power dissipation of PLL system for no-signal input: Phase Comparator I, P_D (Total) = P_D (f_0) + P_D (f_{MIN}) + P_D (R_S); Phase Comparator II, P_D (Total) = P_D (f_{MIN}).



Typical VCO Power Dissipation at Center Frequency vs R1






FIGURE 8.

Note: To obtain approximate total power dissipation of PLL system for no-signal input: Phase Comparator I, P_D (Total) = P_D (f_0) + P_D (f_{MIN}) + P_D (R_S); Phase Comparator II, P_D (Total) = P_D (f_{MIN}).



Typical Source Follower Power Dissipation vs R_S



Note: To obtain approximate total power dissipation of PLL system for no-signal input: Phase Comparator I, P_D (Total) = P_D (f_{O}) + P_D (f_{MIN}) + P_D (R_S); Phase Comparator II, P_D (Total) = P_D (f_{MIN}).




FIGURE 11. Typical VCO Linearity vs R1 and C1

Note: To obtain approximate total power dissipation of PLL system for no-signal input: Phase Comparator I, P_D (Total) = P_D (f_{O}) + P_D (f_{MIN}) + P_D (R_S); Phase Comparator II, P_D (Total) = P_D (f_{MIN}).

Design Information

This information is a guide for approximating the value of external components for the CD4046B in a phase-locked-loop system. The selected external components must be within the following ranges: R1, R2 \geq 10 k Ω , R_S \geq 10 k Ω , C1 \geq 50 pE


In addition to the given design information, refer to Figure 5, Figure 6, Figure 7 for R1, R2 and C1 component selections.

	Using Phase Comparator I		Using Phase Comparator II	
Characteristics	VCO Without Offset	VCO With Offset	VCO Without Offset	VCO With Offset
	R2 = ∞		R2 = ∞	
VCO Frequency	MAX fo 2 fL VDD/2 VDD VCO INPUT VOLTAGE	MAX f ₀ fMIN 211 VDD/2 VDD VCO INPUT VOLTAGE	IMAX To 2 IL VOD'2 VOD VCO INPUT VOLTAGE	MAX In 21 In
For No Signal Input	VCO in PLL system will adjust		VCO in PLL system will adjust to	
	to center frequency, fo		lowest operating frequency, f _{min}	
Frequency Lock		2 f _L = full VCO f	frequency range	
Range, 2 f _L	$2 f_{L} = f_{\text{max}} - f_{\text{min}}$			
Frequency Capture Range, 2 f _C	11 = R3 C2 = C2	$2f_{\mathbb{C}} \approx \frac{1}{\pi}\sqrt{\frac{2\pif_{L}}{\tau1}}$		
Loop Filter Component Selection	1N ○	For 2 f _C , see Ref.	f _C :	= f _L
Phase Angle Between	90° at center frequency (f _o), approximating		Always 0° in lock	
Single and Comparator	0° and 180° at ends of lock range (2 $f_L)$			
Locks on Harmonics	Yes		No	
of Center Frequency				
Signal Input Noise	Hi	gh	Lo	OW
Rejection				

	Using Phase	Comparator I	Using Phase Comparator II			
Characteristics	VCO Without Offset	VCO With Offset	VCO Without Offset	VCO With Offset		
	R2 = ∞		R2 = ∞			
VCO Component	Given: f _o .	Given: fo and fL.	Given: f _{max} .	Given: f _{min} and f _{max} .		
Selection	Use fo with	Calculate f _{min}	Calculate fo from	Use f _{min} with		
	Figure 5 to	from the equation	the equation	Figure 6 to		
	determine R1 and C1.	$f_{min} = f_o - f_L.$	$f_0 = \frac{f_{max}}{2}$.	to determine R2 and C1.		
		Use f _{min} with Figure 6 to determine R2 and C1.		Calculate		
		determine R2 and C1.		f _{max} f _{min}		
			Use fo with Figure 5 to			
		Calculate	determine R1 and C1.	Use		
		f _{max} f _{min}		f _{max} f _{min} with Figure 7		
		from the equation		to determine ratio		
		$\frac{f_{\text{max}}}{f_{\text{min}}} = \frac{f_0 + f_L}{f_0 - f_L}.$ Use		R2/R1 to obtain R1.		
		f _{max} f _{min} with Figure 7				
		to determine ratio R2/				
		R1 to obtain R1.				

References

G.S. Moschytz, "Miniaturized RC Filters Using Phase-Locked Loop", BSTJ, May, 1965. Floyd Gardner, "Phaselock Techniques", John Wiley & Sons, 1966.



16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Body Package Number M16A

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 0.740 - 0.780 0.090 (18.80 - 19.81)(2.286)15 14 13 12 11 10 9 16 T5 F INDEX AREA 0.250 ± 0.010 $\overline{(6.350 \pm 0.254)}$ PIN NO. 1 PIN NO. 1 1 2 3 4 5 6 7 8 1 2 OPTION 01 OPTION 02 $\frac{0.065}{(1.651)}$ $\frac{0.130 \pm 0.005}{(3.302 \pm 0.127)}$ $\frac{0.060}{(1.524)}$ TYP 4° TYP 0.300 - 0.320OPTIONAL (7.620 - 8.128)0.145 - 0.200 $\overline{(3.683 - 5.080)}$ 95°±5° 0.008 = 0.016 (0.203 = 0.406) TYP 0.020 $\frac{0.280}{(7.112)}$ (0.508)0.125 - 0.150 (3.175 - 3.810) 0.030 ± 0.015 MIN (0.762 ± 0.381) $\frac{0.014 - 0.023}{(0.356 - 0.584)}$ $\frac{0.100 \pm 0.010}{(2.540 \pm 0.254)}$ (0.325 +0.040 -0.015 0.050 ± 0.010 N16E (REV F) TYP (1.270 ± 0.254)

16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N16E

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com



October 1987 Revised January 1999

CD4024BC

7-Stage Ripple Carry Binary Counter

General Description

The CD4024BC is a 7-stage ripple-carry binary counter. Buffered outputs are externally available from stages 1 through 7. The counter is reset to its logical "0" stage by a logical "1" on the reset input. The counter is advanced one count on the negative transition of each clock pulse.

Features

■ Wide supply voltage range: 3.0V to 15V

■ High noise immunity: 0.45 V_{DD} (typ.)

■ Low power TTL compatibility: Fan out of 2 driving 74L

or 1 driving 74LS

■ High speed: 12 MHz (typ.) input pulse rate V_{DD} - V_{SS} = 10V


■ Fully static operation

Ordering Code:


Order Number	Package Number	Package Description
CD4024BCM	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150" Narrow Body
CD4024BCN	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram




Logic Diagrams



Flip-flop logic (1 of 7 identical stages).

Block Diagram



Absolute Maximum Ratings(Note 1)

(Note 2)

DC Supply Voltage (V_{DD}) -0.5 to +18 V_{DC} Input Voltage (V_{IN}) -0.5 to V_{DD} +0.5 V_{DC} -65°C to +150°C

Storage Temperature Range (T_S)

Power Dissipation (P_D)

Dual-In-Line 700 mW Small Outline 500 mW

Lead Temperature

260°C (Soldering, 10 seconds) (T_L)

Recommended Operating Conditions (Note 1)

DC Supply Voltage (V_{DD}) +3 to +15 V_{DC} 0 to $V_{DD} V_{DC}$ Input Voltage (V_{IN}) Operating Temperature Range (T_A) -40°C to +85°C

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed, they are not meant to imply that the devices should be operated at these limits. The table of "Recommended Operating Conditions" and "Electrical Characteristics" provides conditions for actual device operation.

Note 2: $V_{SS} = 0V$ unless otherwise specified.

DC Electrical Characteristics (Note 2)

Symbol	Parameter	Conditions	-40	-40°C		+25°C			+85°C		
Symbol	Parameter	Conditions	Min	Max	Min	Тур	Max	Min	Max	Units	
I _{DD}	Quiescent Device Current	$V_{DD} = 5V$		20		0.3	20		150	μΑ	
		$V_{DD} = 10V$		40		0.5	40		300	μΑ	
		$V_{DD} = 15V$		60		0.7	80		600	μΑ	
V _{OL}	LOW Level Output Voltage	I _O <1 μA									
		$V_{DD} = 5V$		0.05		0	0.05		0.05	V	
		$V_{DD} = 10V$		0.05		0	0.05		0.05	V	
		$V_{DD} = 15V$		0.05		0	0.05		0.05	V	
V _{OH}	HIGH Level Output Voltage	I _O <1 μA									
		$V_{DD} = 5V$	4.95		4.95	5		4.95		V	
		$V_{DD} = 10V$	9.95		9.95	10		9.95		V	
		$V_{DD} = 15V$	14.95		14.95	15		14.95		V	
V _{IL}	LOW Level Input Voltage	I _O <1 μA									
		$V_{DD} = 5V$, $V_{O} = 0.5V$ or 4.5V		1.5		2	1.5		1.5	V	
		$V_{DD} = 10V, V_{O} = 1.0V \text{ or } 9.0V$		3.0		4	3.0		3.0	V	
		$V_{DD} = 15V$, $V_{O} = 1.5V$ or $13.5V$		4.0		6	4.0		4.0	V	
V _{IH}	HIGH Level Input Voltage	I _O <1 μA									
		$V_{DD} = 5V$, $V_{O} = 0.5V$ or 4.5V	3.5		3.5	3		3.5		V	
		$V_{DD} = 10V, V_{O} = 1.0V \text{ or } 9.0V$	7.0		7.0	6		7.0		V	
		$V_{DD} = 15V$, $V_{O} = 1.5V$ or $13.5V$	11.0		11.0	9		11.0		V	
I _{OL}	LOW Level Output Current	$V_{DD} = 5V, V_{O} = 0.4V$	0.52		0.44	0.88		0.36		mA	
	(Note 3)	$V_{DD} = 10V, V_{O} = 0.5V$	1.3		1.1	2.25		0.9		mA	
		$V_{DD} = 15V, V_{O} = 1.5V$	3.6		3.0	8.8		2.4		mA	
I _{OH}	HIGH Level Output Current	$V_{DD} = 5V, V_{O} = 4.6V$	-0.52		-0.44	-0.88		-0.36		mA	
	(Note 3)	$V_{DD} = 10V, V_{O} = 9.5V$	-1.3		-1.1	-2.25		-0.9		mA	
		$V_{DD} = 15V, V_{O} = 13.5V$	-3.6		-3.0	-8.8		-2.4		mA	
I _{IN}	Input Current	$V_{DD} = 15V, V_{IN} = 0V$		-0.30		-10 ⁻⁵	-0.30		-1.0	μА	
		$V_{DD} = 15V, V_{IN} = 15V$		0.30		10 ⁻⁵	0.30		1.0	μΑ	


Note 3: I_{OH} and I_{OL} are tested one output at a time.

AC Electrical Characteristics (Note 4) $T_A=25^{\circ}C,\,C_L=50\,\text{pF},\,R_L=200\,\text{k},\,t_r\,\text{and}\,t_f=20\,\text{ns}\,\,\text{unless}\,\,\text{otherwise}\,\,\text{specified}$

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t _{PHL} , t _{PLH}	Propagation Delay Time	$V_{DD} = 5V$		185	350	ns
	to Q1 Output	V _{DD} = 10V		85	125	ns
		V _{DD} = 15V		70	100	ns
t _{THL} , t _{TLH}	Transition Time	$V_{DD} = 5V$		100	200	ns
		$V_{DD} = 10V$		50	100	ns
		$V_{DD} = 15V$		40	80	ns
t _{WL} , t _{WH}	Minimum Input Pulse Width	$V_{DD} = 5V$		75	200	ns
		V _{DD} = 10V		40	110	ns
		$V_{DD} = 15V$		35	90	ns
t _{RCL} , t _{FCL}	Input Rise and Fall Time	$V_{DD} = 5V$			15	μs
		$V_{DD} = 10V$			10	μs
		$V_{DD} = 15V$			8	μs
f _{CL}	Maximum Input Pulse Frequency	$V_{DD} = 5V$	1.5	5		MHz
		$V_{DD} = 10V$	4	12		MHz
		$V_{DD} = 15V$	5	15		MHz
t _{PHL}	Reset Propagation Delay Time	$V_{DD} = 5V$		185	350	ns
		$V_{DD} = 10V$		85	125	ns
		$V_{DD} = 15V$		70	100	ns
t _{WH}	Reset Minimum Pulse Width	$V_{DD} = 5V$		185	350	ns
		$V_{DD} = 10V$		85	125	ns
		V _{DD} = 15V		70	100	ns
C _{IN}	Input Capacitance (Note 5)	Any Input		5	7.5	pF


Note 4: AC Parameters are guaranteed by DC correlated testing.


Note 5: Capacitance is guaranteed by periodic testing.




14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150" Narrow Body Package Number M14A

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)







14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N14A

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com



Data sheet acquired from Harris Semiconductor SCHS051

CD4066B Types

CMOS Quad Bilateral Switch

For Transmission or Multiplexing of Analog or Digital Signals

High-Voltage Types (20-Volt Rating)

■ CD4066B is a quad bilateral switch intended for the transmission or multiplexing of analog or digital signals. It is pin-forpin compatible with RCA-CD4016B, but exhibits a much lower on-state resistance. In addition, the on-state resistance is relatively constant over the full input-signal range.


The CD4066B consists of four independent bilateral switches. A single control signal is required per switch. Both the p and the n device in a given switch are biased on or off simultaneously by the control signal. As shown in Fig.1, the well of the n-channel device on each switch is either tied to the input when the switch is on or to VSS when the switch is off. This configuration eliminates the variation of the switch-transistor threshold voltage with input signal, and thus keeps the on-state resistance low over the full operating-signal range.

The advantages over single-channel switches include peak input-signal voltage swings equal to the full supply voltage, and more constant on-state impedance over the input-signal range. For sample-and-hold applications, however, the CD4016B is recommended.

The CD4066B is available in 14-lead ceramic dual-in-line packages (D and F suffixes), 14-lead plastic dual-in-line packages (E suffix), and in chip form (H suffix).


Features:

- 15-V digital or ±7.5-V peak-to-peak switching
- 125Ω typical on-state resistance for 15-V operation
- \blacksquare Switch on-state resistance matched to within 5 Ω over 15-V signal-input range
- On-state resistance flat over full peak-to-peak signal range
- High on/off output-voltage ratio: 80 dB typ. @ $f_{is} = 10 \text{ kHz}$, $R_{L} = 1 \text{ k}\Omega$
- High degree of linearity: <0.5% distortion typ. @ f_{is} = 1 kHz, V_{is} = 5 Vp-p, V_{DD} $V_{SS} \ge 10$ V, R_L = 10 k Ω
- Extremely low off-state switch leakage resulting in very low offset current and high effective off-state resistance: 10 pA typ. @ VDD — Vss = 10 V, TA = 25°C
- Extremely high control input impedance (control circuit isolated from signal circuit): 1012 Ω typ.
- Low crosstalk between switches: -50 dB typ. @ f_{is} = 8 MHz, R_L = 1 kΩ
- Matched control-input to signal-output capacitance: Reduces output signal transients
- Frequency response, switch on = 40 MHz (typ.)
- 100% tested for quiescent current at 20 V
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of "B" Series CMOS Devices"



Applications:

- Analog signal switching/multiplexing
 Signal gating
 Modulator
 Squelch control
 Demodulator
 Chopper
 Commutating switch
- Digital signal switching/Multiplexing
- Transmission-gate logic implementation
- Analog-to-digital & digital-to-analog conversion
- Digital control of frequency, impedance, phase, and analog-signal gain



RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIN	LIAUTO	
CHARACTERISTIC	Min.	Max.	UNITS
Supply-Voltage Range (For TA = Full Package-			
Temperature Range)	3	18	V




Fig. 1 — Schematic diagram of 1 of 4 identical switches and its associated control circuitry.

A 44 4

ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	TEST CONDITION	NS .		LIMITS AT INDICATED TEMPERATURES (°C)						U N I T S
		VIN	VDD		,			+2	25	
		(V)	(V)	-55	-40	+85	+125	Тур.	Max.	
		0,5	5	0.25	0.25	7.5	7.5	0.01	0.25	4
Quiescent Device		0,10	10	0.5	0.5	15	-	0.01	0.5	μΑ
Current, I _{DD}		0,15	15	1	1	30	30	0.01	1	1
Signal Inquits (V.) and Output (V _{Os})	0,20	20	5	5	150	150	0.02	5	
oigna inputs (vis			1	-	Γ		<u> </u>		1	
On-State	V _C = V _{DD}									
Resistance, ron	· -		5	800	850	1200	1300	470	1050	
Max.	to V _{DD} - V _{SS}		10	310	330	500	550	180	400	Ω
	Vis = VSS to VDD		15	200	210	300	320		240	30
ΔOn-State	3 33 55			200	210	300	320		240	
Resistance	RL=10kΩ, VC = VDD		5	-		_	- :	15		
Between Any	uF=10 K25' AC = ADD		10				-	10		Ω
2 Switches, Δr_{on}			15	-	_	-	- :	5		
Total Harmonic Distortion, THD	$V_C = V_{DD} = 5 \text{ V}, V_{SS} = -$ = 5 V (Sine wave centered R _L =10 k Ω , f _{is} =1 kHz sin	V)	<u> </u>	_	-	. -	0.4	-	%	
-3dB Cutoff Frequency (Switch on)	$V_{C}=V_{DD}=5V$, $V_{SS}=-5V$, $V_{is(p-p)}=5V$ (Sine wave centered on $0V$ $R_{L}=1 \text{ k}\Omega$,			- ,	_	- .		40	-	мн
-50dB Feed- through Frequency (Switch off)	$V_{C}=V_{SS}=-5V$, $V_{is(p-p)}$ Sine wave centerd on 0 $R_{L}=1~k\Omega$	_{5) =} 5 ∨ V	,	1	١,	_	_	1		MHz
Input/Output Leakage Current (Switch off) Iis Max.	V _C = 0 V V _{is} = 18 V; V _{OS} = 0 V, V _{is} = 0V; V _{OS} = 18 V	18	±0.1	±0.1	±1	±1	±10 ⁻⁵	±0.1	μΑ	
-50 dB Crosstalk Frequency	$V_{C}(A) = V_{DD} =$ +5 V, V _C (B) = V _{SS} = -5 V, V _{is} (A) = 5 V _{p-p} , 50 Ω source R _L = 1 kΩ			<u>-</u>	1		1	8	-	мна
Propagation	R _L = 200 kΩ		5			_	_	20	40	
Propagation Delay (Signal	VC = V _{DD} , V _{SS} = GND, CL = 50 pF V _{is} = 10 V (Square		10	_	_			10	20	ns
Input to Signal Output) t _{pd}	$V_{is} = 10 \text{ V (Square}$ wave centered on 5 V t_r , $t_f = 20 \text{ ns}$		1.5	-		-	. -	7	15	."3
Capacitance: Input, C _{is}	V _{DD} = +5 V			_	_	_	_	8	_	
Output, C _{OS}	V _C = V _{SS} = -5 V			-	-	-	-	8		рF
Feedthrough, Cios				_		_	_	0.5	_	




Fig. 2— Typical on-state resistance vs. input signal voltage (all types).




Fig. 3— Typical on-state vs. input signal voltage (all types).




Fig. 4— Typical on-state resistance vs. input signal voltage (all types).





Fig. 5— on-state resistance vs. input signal voltage (all types).



CHARACTERISTIC TEST CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)					NIT		
		V _{DD}	<u></u>				+2	5	s	
		(V)	-55	-40	+85	+125	Тур.	Max.		
Control (V _C)	3									
Control Input Low Voltage,	$ I_{is} < 10 \mu\text{A}$ $V_{is} = V_{SS}, V_{OS} = V_{DD}$	5.	1	1	1	1	-	1		1
VILC Max.	and	10	2	2	2	2	-	2	V	ŀ
	$V_{is} = V_{DD}, V_{OS} = V_{SS}$	15	2	2	2	· 2		2		
Control Input		. 5		3.	5 (Min	.)				1
High Voltage,	See Fig. 6	10		-	7 (Min	.)			v	
VIHC		15	15 11 (Min.)							
Input Current, I _{IN} Max.	V _{is} ≤ V _{DD} V _{DD} − V _{SS} = 18 V V _{CC} ≤ V _{DD} − V _{SS}	18	±0.1	±0.1	±1	±1	±10-5	±0.1	μА	
Crosstalk (Control Input to Signal Output)	$V_C = 10 \text{ V (Sq. Wave)}$ t_r , $t_f = 20 \text{ ns}$ $R_L = 10 \text{ k}\Omega$	10	_	-	-	-	50	_	mV	
Turn-On and	V _{IN} = V _{DD}	5	_		_	-	35	70		1
Turn-Off Propagation	t _r , t _f = 20 ns C ₁ = 50 pF	10	-	-	-		20	40	ns	ļ
Delay	RL = 1 kΩ	15	-		- "	_	15	30		
Maximum	$V_{is} = V_{DD}$, $V_{SS} = GND$, $R_L = 1 \text{ k}\Omega$ to gnd, $C_L = 50 \text{ pF}$,	5	_	_			6	_		
Control Input	VC = 10 V(Square	10	_				9		MHz	l
Repetition Rate	wave centered on 5 V) t_r , $t_f = 20$ ns, $V_{OS} = \frac{1}{2} V_{OS} @ 1 \text{ kHz}$	15	-	-	_		9.5			
Input Capacitance, C _{IN}			_	_	-		5	7.5	рF	

		Switch	Output,					
Voo	Vis	#1 x 1	Vos	(v)				
V _{DD}	(V)	-55°C	-40°C	+25°C	+85°C	+125 ⁰ C	Min.	Max.
5	0	0.64	0.61	0.51	0.42	0.36	-	0.4
5	5	-0.64	-0.61	-0.51	-0.42	-0.36	4.6	_
10	0	1.6	1.5	1.3	1.1	0.9	_	0.5
10	10	-1.6	-1.5	-1.3	-1.1	0.9	9.5	_
15	0	4.2	4	3.4	2.8	2.4	_	1.5
15	15	-4.2	-4	-3.4	-2.8	-2.4	13.5	_




Fig. 6— Determination of $r_{\rm QD}$ as a test condition for control input high voltage (V_{IHC}) specification.




Fig. 7 - Channel on-state resistance measurement circuit.




Fig. 8-Typical ON characteristics for 1 of 4 Channels.




Fig. 9 - Power dissipation per package vs. switching frequency.




Fig. 10 - Capacitance test circuit.



Fig. 11 - Off-switch input or output leakage.




Fig. 12 — Propagation delay time signal input (V_{is}) to signal output (V_{OS}) .




Fig. 13 - Crosstalk-control input to signal output.





Fig. 14 — Propagation delay t_{PLH} , t_{PHL} controlsignal output. Delay is measured at V_{os} level of +10% from ground (turn-on) or on-state output level (turn-off).



ig 15 - Maximum allowable control input repetition rate.




Fig. 16 - Input leakage current test circuit.




Fig. 17- 4-channel PAM multiplex system diagram.





Fig. 18 - Bidirectional signal transmission via digital control logic.



CD4066BH CHIP DIMENSIONS AND PAD LAYOUT

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch) .

SPECIAL CONSIDERATIONS — CD4066B

- In applications that employ separate power sources to drive V_{DD} and the signal inputs, the V_{DD} current capability should exceed V_{DD}/R_L (R_L = effective external load of the four CD4066B bilateral switches). This provision avoids any permanent current flow or clamp action on the V_{DD} supply when power is applied or removed from the CD4066B.
- In certain applications, the external load-resistor current may include both VDD and signal-line components. To avoid drawing VDD current when switch current flows into terminals 1,4,8, or 11, the voltage drop across the bidirectional switch must not exceed 0.8 volts (calculated from RON values shown).

No VDD current will flow through RL if the switch current flows into terminals 2,3,9, or 10.

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated

Orde	Butterworth Bessel			Chebyshev	(0,5 dB)	Chebyshev (2,0 dB)		
Orde	Gain	Gain	fn	Gain	fn	Gain	fn	
2	1,586	1,268	1,274	1,842	1,231	2,114	0,907	
	1,152	1,084	1,432	1,582	0,597	1,924	0,471	
4	2,235	1,759	1,606	2,660	1,031	2,782	0,964	
	1,068	1,040	1,607	1,537	0,396	1,891	0,316	
6	1,586	1,364	1,692	2,448	0,768	2,648	0,730	
	2,483	2,023	1,908	2,846	1,011	2,904	0,983	
	1,038	1,024	1,781	1,522	0,297	1,879	0,238	
0	1,337	1,213	1,835	2,397	0,599	2,605	0,572	
8	1,889	1,593	1,956	2,711	0,861	2,821	0,842	
	2,610	2,184	2,192	2,913	1,006	2,946	0,990	