



Foto Alat



Gambar A-1 Foto alat *prototype infrared thermometer*

LAMPIRAN A



LAMPIRAN A

Daftar Komponen yang digunakan

Komponen Aktif		
Nama komponen	Fungsi	Jumlah
AVR ATMega 8535	Mikrokontroler	1
TP337A	Sensor Thermopile	1
LM358	Penguat Operasional	1
L7805 & L7812	Regulator	1
DCW04M	Dioda Jembatan	1
ECS 10-13-1	Kristal 16Mhz	1
Resistor		
Komponen	Jumlah	
100 Ω	1	
300 Ω	1	
1K Ω	2	
1K7 Ω	1	
2K7 Ω	1	
4K7 Ω	1	
1M Ω	1	
Kapasitor		
33pF	1	
10nF	1	
0,1 μ F	5	
1000 μ F	1	
2200 μ F	3	
Transfomator		
Trafo OT 3A	1	
Trafo CT 3A	1	
LCD		
LM162AFC	1	

LAMPIRAN B

/******

This program was produced by the
CodeWizardAVR V1.25.3 Professional
Automatic Program Generator
© Copyright 1998-2007 Pavel Haiduc, HP InfoTech s.r.l.
<http://www.hpinfotech.com>

Project :
Version :
Date : 8/7/2008
Author : Lab
Company : Lab
Comments:

Chip type : ATmega8535
Program type : Application
Clock frequency : 16.000000 MHz
Memory model : Small
External SRAM size : 0
Data Stack size : 256

*****/

```
#include <mega8535.h>
#include <delay.h>
#include <stdio.h>
float cel, far;
char text[16], i;
float temp[11];
float teg;
```

```
// Alphanumeric LCD Module functions
#asm
.equ __lcd_port=0x15 ;PORTC
#endasm
#include <lcd.h>
```

```
#define ADC_VREF_TYPE 0x40
```

```
// Read the AD conversion result
unsigned int read_adc(unsigned char adc_input)
{
    ADMUX=adc_input | (ADC_VREF_TYPE & 0xff);
    // Start the AD conversion
    ADCSRA|=0x40;
    // Wait for the AD conversion to complete
    while ((ADCSRA & 0x10)==0);
    ADCSRA|=0x10;
    return ADCW;
}
```

```
// Declare your global variables here
void suhu (char adc)
{
```

LAMPIRAN B

```
switch(adc)
{
case 492 : cel = 45,0 ;break;
case 491 : cel = 44,9 ;break;
case 490 : cel = 44,8 ;break;
case 489 : cel = 44,7 ;break;
case 488 : cel = 44,6 ;break;
case 487 : cel = 44,5 ;break;
case 486 : cel = 44,5 ;break;
case 485 : cel = 44,4 ;break;
case 484 : cel = 44,4 ;break;
case 483 : cel = 44,3 ;break;
case 482 : cel = 44,2 ;break;
case 481 : cel = 44,1 ;break;
case 480 : cel = 44,0 ;break;
case 479 : cel = 43,9 ;break;
case 478 : cel = 43,8 ;break;
case 477 : cel = 43,7 ;break;
case 476 : cel = 43,6 ;break;
case 475 : cel = 43,4 ;break;
case 474 : cel = 43,3 ;break;
case 473 : cel = 43,2 ;break;
case 472 : cel = 43,1 ;break;
case 471 : cel = 43,0 ;break;
case 470 : cel = 42,9 ;break;
case 469 : cel = 42,8 ;break;
case 468 : cel = 42,6 ;break;
case 467 : cel = 42,5 ;break;
case 465 : cel = 42,4 ;break;
case 464 : cel = 42,3 ;break;
case 463 : cel = 42,2 ;break;
case 462 : cel = 42,2 ;break;
case 461 : cel = 42,1 ;break;
case 460 : cel = 42,1 ;break;
case 459 : cel = 42,0 ;break;
case 458 : cel = 41,9 ;break;
case 457 : cel = 41,8 ;break;
case 456 : cel = 41,7 ;break;
case 455 : cel = 41,6 ;break;
case 454 : cel = 41,6 ;break;
case 453 : cel = 41,6 ;break;
case 452 : cel = 41,6 ;break;
case 451 : cel = 41,5 ;break;
case 450 : cel = 41,5 ;break;
case 449 : cel = 41,4 ;break;
case 448 : cel = 41,4 ;break;
case 447 : cel = 41,4 ;break;
case 446 : cel = 41,3 ;break;
case 445 : cel = 41,3 ;break;
case 444 : cel = 41,3 ;break;
case 443 : cel = 41,2 ;break;
case 442 : cel = 41,1 ;break;
case 441 : cel = 41,1 ;break;
case 440 : cel = 41,0 ;break;
case 439 : cel = 40,9 ;break;
case 438 : cel = 40,8 ;break;
```

LAMPIRAN B

case 437 : cel = 40,8 ;break;
case 436 : cel = 40,8 ;break;
case 435 : cel = 40,8 ;break;
case 434 : cel = 40,7 ;break;
case 433 : cel = 40,7 ;break;
case 432 : cel = 40,6 ;break;
case 431 : cel = 40,6 ;break;
case 430 : cel = 40,5 ;break;
case 429 : cel = 40,4 ;break;
case 428 : cel = 40,4 ;break;
case 427 : cel = 40,4 ;break;
case 426 : cel = 40,4 ;break;
case 425 : cel = 40,4 ;break;
case 424 : cel = 40,4 ;break;
case 423 : cel = 40,3 ;break;
case 422 : cel = 40,3 ;break;
case 421 : cel = 40,2 ;break;
case 420 : cel = 40,1 ;break;
case 419 : cel = 40,0 ;break;
case 418 : cel = 39,9 ;break;
case 417 : cel = 39,9 ;break;
case 416 : cel = 39,8 ;break;
case 415 : cel = 39,8 ;break;
case 414 : cel = 39,7 ;break;
case 413 : cel = 39,7 ;break;
case 412 : cel = 39,6 ;break;
case 411 : cel = 39,6 ;break;
case 410 : cel = 39,5 ;break;
case 409 : cel = 39,5 ;break;
case 408 : cel = 39,5 ;break;
case 407 : cel = 39,5 ;break;
case 406 : cel = 39,4 ;break;
case 405 : cel = 39,4 ;break;
case 404 : cel = 39,4 ;break;
case 403 : cel = 39,4 ;break;
case 402 : cel = 39,3 ;break;
case 401 : cel = 39,2 ;break;
case 400 : cel = 39,1 ;break;
case 399 : cel = 39 ;break;
case 398 : cel = 39 ;break;
case 397 : cel = 38,9 ;break;
case 396 : cel = 38,9 ;break;
case 395 : cel = 38,8 ;break;
case 394 : cel = 38,7 ;break;
case 393 : cel = 38,6 ;break;
case 392 : cel = 38,6 ;break;
case 391 : cel = 38,6 ;break;
case 390 : cel = 38,5 ;break;
case 389 : cel = 38,5 ;break;
case 388 : cel = 38,5 ;break;
case 387 : cel = 38,4 ;break;
case 386 : cel = 38,4 ;break;
case 385 : cel = 38,4 ;break;
case 384 : cel = 38,3 ;break;
case 383 : cel = 38,3 ;break;
case 382 : cel = 38,3 ;break;

LAMPIRAN B

case 381 : cel = 382 ;break;
case 380 : cel = 38,1 ;break;
case 379 : cel = 38,0 ;break;
case 378 : cel = 38,0 ;break;
case 377 : cel = 37,9 ;break;
case 376 : cel = 37,9 ;break;
case 375 : cel = 37,8 ;break;
case 374 : cel = 37,8 ;break;
case 373 : cel = 37,7 ;break;
case 372 : cel = 37,7 ;break;
case 371 : cel = 37,6 ;break;
case 369 : cel = 37,5 ;break;
case 367 : cel = 37,4 ;break;
case 366 : cel = 37,4 ;break;
case 365 : cel = 37,4 ;break;
case 364 : cel = 37,4 ;break;
case 363 : cel = 37,4 ;break;
case 362 : cel = 37,3 ;break;
case 361 : cel = 37,3 ;break;
case 360 : cel = 37,2 ;break;
case 359 : cel = 37,1 ;break;
case 358 : cel = 37,0 ;break;
case 357 : cel = 37,0 ;break;
case 356 : cel = 36,9 ;break;
case 355 : cel = 36,9 ;break;
case 354 : cel = 36,8 ;break;
case 353 : cel = 36,8 ;break;
case 352 : cel = 36,7 ;break;
case 351 : cel = 36,7 ;break;
case 350 : cel = 36,6 ;break;
case 349 : cel = 36,6 ;break;
case 348 : cel = 36,5 ;break;
case 347 : cel = 36,5 ;break;
case 346 : cel = 36,4 ;break;
case 345 : cel = 36,4 ;break;
case 344 : cel = 36,3 ;break;
case 343 : cel = 36,2 ;break;
case 342 : cel = 36,2 ;break;
case 341 : cel = 36,2 ;break;
case 340 : cel = 36,1 ;break;
case 339 : cel = 36,1 ;break;
case 338 : cel = 36,0 ;break;
case 337 : cel = 36,0 ;break;
case 336 : cel = 35,9 ;break;
case 335 : cel = 35,9 ;break;
case 334 : cel = 35,8 ;break;
case 333 : cel = 35,8 ;break;
case 332 : cel = 35,7 ;break;
case 331 : cel = 35,7 ;break;
case 330 : cel = 35,6 ;break;
case 329 : cel = 35,6 ;break;
case 328 : cel = 35,5 ;break;
case 327 : cel = 35,4 ;break;
case 326 : cel = 35,4 ;break;
case 323 : cel = 35,3 ;break;
case 322 : cel = 35,3 ;break;

LAMPIRAN B

case 321 : cel = 35,3 ;break;
case 320 : cel = 35,2 ;break;
case 319 : cel = 35,2 ;break;
case 318 : cel = 35,1 ;break;
case 317 : cel = 35,0 ;break;
case 316 : cel = 35,0 ;break;
case 315 : cel = 34,9 ;break;
case 314 : cel = 34,9 ;break;
case 313 : cel = 34,8 ;break;
case 312 : cel = 34,8 ;break;
case 311 : cel = 34,7 ;break;
case 310 : cel = 34,7 ;break;
case 309 : cel = 34,6 ;break;
case 308 : cel = 34,6 ;break;
case 307 : cel = 34,5 ;break;
case 306 : cel = 34,5 ;break;
case 305 : cel = 34,4 ;break;
case 304 : cel = 34,4 ;break;
case 303 : cel = 34,4 ;break;
case 302 : cel = 34,4 ;break;
case 301 : cel = 34,3 ;break;
case 300 : cel = 34,3 ;break;
case 299 : cel = 34,3 ;break;
case 298 : cel = 34,3 ;break;
case 297 : cel = 34,3 ;break;
case 296 : cel = 34,2 ;break;
case 295 : cel = 34,2 ;break;
case 294 : cel = 34,2 ;break;
case 293 : cel = 34,2 ;break;
case 292 : cel = 34,2 ;break;
case 291 : cel = 34,2 ;break;
case 290 : cel = 34,1 ;break;
case 289 : cel = 34,1 ;break;
case 288 : cel = 34,1 ;break;
case 287 : cel = 34,0 ;break;
case 286 : cel = 34,0 ;break;
case 285 : cel = 33,9 ;break;
case 284 : cel = 33,9 ;break;
case 283 : cel = 33,8 ;break;
case 282 : cel = 33,8 ;break;
case 281 : cel = 33,7 ;break;
case 280 : cel = 33,7 ;break;
case 279 : cel = 33,6 ;break;
case 278 : cel = 33,6 ;break;
case 277 : cel = 33,5 ;break;
case 276 : cel = 33,5 ;break;
case 275 : cel = 33,5 ;break;
case 274 : cel = 33,4 ;break;
case 273 : cel = 33,4 ;break;
case 272 : cel = 33,3 ;break;
case 271 : cel = 33,3 ;break;
case 270 : cel = 33,2 ;break;
case 269 : cel = 33,1 ;break;
case 268 : cel = 33,1 ;break;
case 266 : cel = 33,0 ;break;
case 265 : cel = 33,0 ;break;

LAMPIRAN B

case 264 : cel = 33,0 ;break;
case 263 : cel = 32,9 ;break;
case 262 : cel = 32,9 ;break;
case 261 : cel = 32,9 ;break;
case 260 : cel = 32,8 ;break;
case 259 : cel = 32,8 ;break;
case 258 : cel = 32,7 ;break;
case 257 : cel = 32,6 ;break;
case 256 : cel = 32,5 ;break;
case 255 : cel = 32,5 ;break;
case 254 : cel = 32,4 ;break;
case 253 : cel = 32,4 ;break;
case 252 : cel = 32,3 ;break;
case 251 : cel = 32,3 ;break;
case 250 : cel = 32,2 ;break;
case 249 : cel = 32,2 ;break;
case 248 : cel = 32,1 ;break;
case 247 : cel = 32,1 ;break;
case 246 : cel = 32,0 ;break;
case 245 : cel = 32,0 ;break;
case 244 : cel = 31,9 ;break;
case 243 : cel = 31,9 ;break;
case 242 : cel = 31,8 ;break;
case 241 : cel = 31,8 ;break;
case 240 : cel = 31,8 ;break;
case 239 : cel = 31,8 ;break;
case 238 : cel = 31,8 ;break;
case 237 : cel = 31,8 ;break;
case 236 : cel = 31,8 ;break;
case 235 : cel = 31,8 ;break;
case 234 : cel = 31,8 ;break;
case 233 : cel = 31,7 ;break;
case 232 : cel = 31,7 ;break;
case 231 : cel = 31,7 ;break;
case 230 : cel = 31,7 ;break;
case 229 : cel = 31,6 ;break;
case 228 : cel = 31,6 ;break;
case 227 : cel = 31,6 ;break;
case 226 : cel = 31,5 ;break;
case 225 : cel = 31,5 ;break;
case 224 : cel = 31,5 ;break;
case 223 : cel = 31,4 ;break;
case 222 : cel = 31,4 ;break;
case 221 : cel = 31,3 ;break;
case 220 : cel = 31,3 ;break;
case 219 : cel = 31,2 ;break;
case 218 : cel = 31,2 ;break;
case 217 : cel = 31,1 ;break;
case 216 : cel = 31,1 ;break;
case 215 : cel = 31 ;break;
case 214 : cel = 31 ;break;
case 213 : cel = 30,9 ;break;
case 212 : cel = 30,9 ;break;
case 211 : cel = 30,8 ;break;
case 210 : cel = 30,8 ;break;
case 209 : cel = 30,7 ;break;

LAMPIRAN B

case 208 : cel = 30,7 ;break;
case 207 : cel = 30,6 ;break;
case 206 : cel = 30,6 ;break;
case 205 : cel = 30,5 ;break;
case 204 : cel = 30,5 ;break;
case 203 : cel = 30,5 ;break;
case 202 : cel = 30,4 ;break;
case 201 : cel = 30,4 ;break;
case 200 : cel = 30,4 ;break;
case 199 : cel = 30,3 ;break;
case 198 : cel = 30,3 ;break;
case 197 : cel = 30,3 ;break;
case 196 : cel = 30,3 ;break;
case 195 : cel = 30,3 ;break;
case 194 : cel = 30,2 ;break;
case 193 : cel = 30,2 ;break;
case 192 : cel = 30,2 ;break;
case 191 : cel = 30,2 ;break;
case 190 : cel = 30,1 ;break;
case 189 : cel = 30,1 ;break;
case 188 : cel = 30,1 ;break;
case 187 : cel = 30,1 ;break;
case 186 : cel = 30,0 ;break;
case 185 : cel = 30,0 ;break;
case 184 : cel = 30,0 ;break;
case 183 : cel = 30,0 ;break;
case 182 : cel = 29,9 ;break;
case 181 : cel = 29,9 ;break;
case 180 : cel = 29,8 ;break;
case 179 : cel = 29,8 ;break;
case 178 : cel = 29,7 ;break;
case 177 : cel = 29,7 ;break;
case 176 : cel = 29,6 ;break;
case 175 : cel = 29,6 ;break;
case 174 : cel = 29,5 ;break;
case 173 : cel = 29,5 ;break;
case 172 : cel = 29,4 ;break;
case 171 : cel = 29,4 ;break;
case 170 : cel = 29,3 ;break;
case 169 : cel = 29,3 ;break;
case 168 : cel = 29,2 ;break;
case 167 : cel = 29,2 ;break;
case 166 : cel = 29,1 ;break;
case 165 : cel = 29,1 ;break;
case 164 : cel = 29,0 ;break;
case 163 : cel = 29,0 ;break;
case 162 : cel = 28,9 ;break;
case 161 : cel = 28,8 ;break;
case 160 : cel = 28,8 ;break;
case 159 : cel = 28,8 ;break;
case 158 : cel = 28,7 ;break;
case 157 : cel = 28,7 ;break;
case 156 : cel = 28,7 ;break;
case 155 : cel = 28,6 ;break;
case 154 : cel = 28,5 ;break;
case 153 : cel = 28,5 ;break;

LAMPIRAN B

```
case 152 : cel = 28,4 ;break;
case 151 : cel = 28,4 ;break;
case 150 : cel = 28,3 ;break;
case 149 : cel = 28,3 ;break;
case 148 : cel = 28,2 ;break;
case 147 : cel = 28,2 ;break;
case 146 : cel = 28,2 ;break;
case 145 : cel = 28,1 ;break;
case 144 : cel = 28,1 ;break;
case 143 : cel = 28,0 ;break;
case 142 : cel = 28,0 ;break;
case 141 : cel = 27,8 ;break;
case 140 : cel = 27,7 ;break;
case 139 : cel = 27,6 ;break;
case 138 : cel = 27,6 ;break;
case 137 : cel = 27,5 ;break;
case 136 : cel = 27,4 ;break;
case 135 : cel = 27,3 ;break;
case 134 : cel = 27,2 ;break;
case 133 : cel = 27,1 ;break;
case 132 : cel = 27,0 ;break;
case 131 : cel = 26,9 ;break;
case 130 : cel = 26,8 ;break;
case 129 : cel = 26,5 ;break;
case 128 : cel = 26,5 ;break;
case 127 : cel = 26,3 ;break;
case 126 : cel = 26,3 ;break;
case 125 : cel = 26,2 ;break;
case 124 : cel = 26,0 ;break;
case 123 : cel = 26,0 ;break;
case 122 : cel = 25,9 ;break;
case 121 : cel = 25,7 ;break;
case 120 : cel = 25,5 ;break;
case 119 : cel = 25,5 ;break;
case 117 : cel = 25,4 ;break;
case 116 : cel = 25,4 ;break;
case 115 : cel = 25,3 ;break;
case 114 : cel = 25,2 ;break;
case 113 : cel = 25,0 ;break;
```

```
}
far=(((9/5)*cel)+32);
}
```

```
void main(void)
```

```
{
```

```
// Declare your local variables here
```

```
// Input/Output Ports initialization
```

```
// Port A initialization
```

```
// Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
```

```
// State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
```

```
PORTA=0x00;
```

```
DDRA=0x00;
```

LAMPIRAN B

```
// Port B initialization
// Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
// State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
PORTB=0x00;
DDRB=0x00;
```

```
// Port C initialization
// Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
// State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
PORTC=0x00;
DDRC=0x00;
```

```
// Port D initialization
// Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
// State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
PORTD=0x00;
DDRD=0x00;
```

```
// Timer/Counter 0 initialization
// Clock source: System Clock
// Clock value: Timer 0 Stopped
// Mode: Normal top=FFh
// OC0 output: Disconnected
TCCR0=0x00;
TCNT0=0x00;
OCR0=0x00;
```

```
// Timer/Counter 1 initialization
// Clock source: System Clock
// Clock value: Timer 1 Stopped
// Mode: Normal top=FFFFh
// OC1A output: Discon.
// OC1B output: Discon.
// Noise Canceler: Off
// Input Capture on Falling Edge
// Timer 1 Overflow Interrupt: Off
// Input Capture Interrupt: Off
// Compare A Match Interrupt: Off
// Compare B Match Interrupt: Off
TCCR1A=0x00;
TCCR1B=0x00;
TCNT1H=0x00;
TCNT1L=0x00;
ICR1H=0x00;
ICR1L=0x00;
OCR1AH=0x00;
OCR1AL=0x00;
OCR1BH=0x00;
OCR1BL=0x00;
```

```
// Timer/Counter 2 initialization
// Clock source: System Clock
// Clock value: Timer 2 Stopped
// Mode: Normal top=FFh
// OC2 output: Disconnected
ASSR=0x00;
```

LAMPIRAN B

```
TCCR2=0x00;
TCNT2=0x00;
OCR2=0x00;

// External Interrupt(s) initialization
// INT0: Off
// INT1: Off
// INT2: Off
MCUCR=0x00;
MCUCSR=0x00;

// Timer(s)/Counter(s) Interrupt(s) initialization
TIMSK=0x00;

// Analog Comparator initialization
// Analog Comparator: Off
// Analog Comparator Input Capture by Timer/Counter 1: Off
ACSR=0x80;
SFIOR=0x00;

// ADC initialization
// ADC Clock frequency: 1000.000 kHz
// ADC Voltage Reference: AVCC pin
// ADC Auto Trigger Source: None
ADMUX=ADC_VREF_TYPE & 0xff;
ADCSRA=0x83;

// LCD module initialization
lcd_init(16);
DDRC.3=1;
PORTC.3=1;
while (1)
{
    // Place your code here
    For (i=0;i<10;i++)
    {

        temp[i]=read_adc(1);
        temp[10]= temp[0]+temp[1]+temp[2]+temp[3]+temp[4]+temp[5]+temp[6]+temp[7]+temp[8]+temp[9];
        temp[10]=temp[10]/10;
        teg=temp[10]*5/1024;suhu(temp[10]);
    }
    delay_ms(500);
    sprintf(text,"IR-THERMOMETER");
    lcd_clear();
    lcd_puts(text);
    lcd_gotoxy(0,1);
    sprintf(text,"C %2.2f F %2.2f",cel,far);
    lcd_puts(text);
};
}
```

Features

- High-performance, Low-power AVR[®] 8-bit Microcontroller
- Advanced RISC Architecture
 - 130 Powerful Instructions – Most Single Clock Cycle Execution
 - 32 x 8 General Purpose Working Registers
 - Fully Static Operation
 - Up to 16 MIPS Throughput at 16 MHz
 - On-chip 2-cycle Multiplier
- Nonvolatile Program and Data Memories
 - 8K Bytes of In-System Self-Programmable Flash
 - Endurance: 10,000 Write/Erase Cycles
 - Optional Boot Code Section with Independent Lock Bits
 - In-System Programming by On-chip Boot Program
 - True Read-While-Write Operation
 - 512 Bytes EEPROM
 - Endurance: 100,000 Write/Erase Cycles
 - 512 Bytes Internal SRAM
 - Programming Lock for Software Security
- Peripheral Features
 - Two 8-bit Timer/Counters with Separate Prescalers and Compare Modes
 - One 16-bit Timer/Counter with Separate Prescaler, Compare Mode, and Capture Mode
 - Real Time Counter with Separate Oscillator
 - Four PWM Channels
 - 8-channel, 10-bit ADC
 - 8 Single-ended Channels
 - 7 Differential Channels for TQFP Package Only
 - 2 Differential Channels with Programmable Gain at 1x, 10x, or 200x for TQFP Package Only
 - Byte-oriented Two-wire Serial Interface
 - Programmable Serial USART
 - Master/Slave SPI Serial Interface
 - Programmable Watchdog Timer with Separate On-chip Oscillator
 - On-chip Analog Comparator
- Special Microcontroller Features
 - Power-on Reset and Programmable Brown-out Detection
 - Internal Calibrated RC Oscillator
 - External and Internal Interrupt Sources
 - Six Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down, Standby and Extended Standby
- I/O and Packages
 - 32 Programmable I/O Lines
 - 40-pin PDIP, 44-lead TQFP, 44-lead PLCC, and 44-pad MLF
- Operating Voltages
 - 2.7 - 5.5V for ATmega8535L
 - 4.5 - 5.5V for ATmega8535
- Speed Grades
 - 0 - 8 MHz for ATmega8535L
 - 0 - 16 MHz for ATmega8535




8-bit **AVR[®]**
Microcontroller
with 8K Bytes
In-System
Programmable
Flash

ATmega8535
ATmega8535L

Preliminary

Pin Configurations

Figure 1. Pinout ATmega8535



NOTE: MLF Bottom pad should be soldered to ground.

Disclaimer


Typical values contained in this data sheet are based on simulations and characterization of other AVR microcontrollers manufactured on the same process technology. Min and Max values will be available after the device is characterized.

Overview

The ATmega8535 is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing instructions in a single clock cycle, the ATmega8535 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

Block Diagram

Figure 2. Block Diagram



The AVR core combines a rich instruction set with 32 general purpose working registers. All 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The ATmega8535 provides the following features: 8K bytes of In-System Programmable Flash with Read-While-Write capabilities, 512 bytes EEPROM, 512 bytes SRAM, 32 general purpose I/O lines, 32 general purpose working registers, three flexible Timer/Counters with compare modes, internal and external interrupts, a serial programmable USART, a byte oriented Two-wire Serial Interface, an 8-channel, 10-bit ADC with optional differential input stage with programmable gain in TQFP package, a programmable Watchdog Timer with Internal Oscillator, an SPI serial port, and six software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, Timer/Counters, SPI port, and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next interrupt or Hardware Reset. In Power-save mode, the asynchronous timer continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping. The ADC Noise Reduction mode stops the CPU and all I/O modules except asynchronous timer and ADC, to minimize switching noise during ADC conversions. In Standby mode, the crystal/resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low-power consumption. In Extended Standby mode, both the main Oscillator and the asynchronous timer continue to run.

The device is manufactured using Atmel's high density nonvolatile memory technology. The On-chip ISP Flash allows the program memory to be reprogrammed In-System through an SPI serial interface, by a conventional nonvolatile memory programmer, or by an On-chip Boot program running on the AVR core. The boot program can use any interface to download the application program in the Application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATmega8535 is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications.

The ATmega8535 AVR is supported with a full suite of program and system development tools including: C compilers, macro assemblers, program debugger/simulators, In-Circuit Emulators, and evaluation kits.

AT90S8535 Compatibility

The ATmega8535 provides all the features of the AT90S8535. In addition, several new features are added. The ATmega8535 is backward compatible with AT90S8535 in most cases. However, some incompatibilities between the two microcontrollers exist. To solve this problem, an AT90S8535 compatibility mode can be selected by programming the S8535C fuse. ATmega8535 is pin compatible with AT90S8535, and can replace the AT90S8535 on current Printed Circuit Boards. However, the location of fuse bits and the electrical characteristics differs between the two devices.

AT90S8535 Compatibility Mode

Programming the S8535C fuse will change the following functionality:

- The timed sequence for changing the Watchdog Time-out period is disabled. See "Timed Sequences for Changing the Configuration of the Watchdog Timer" on page 43 for details.
- The double buffering of the USART Receive Register is disabled. See "AVR USART vs. AVR UART – Compatibility" on page 143 for details.

Pin Descriptions	
V_{CC}	Digital supply voltage.
GND	Ground.
Port A (PA7..PA0)	<p>Port A serves as the analog inputs to the A/D Converter.</p> <p>Port A also serves as an 8-bit bi-directional I/O port, if the A/D Converter is not used. Port pins can provide internal pull-up resistors (selected for each bit). The Port A output buffers have symmetrical drive characteristics with both high sink and source capability. When pins PA0 to PA7 are used as inputs and are externally pulled low, they will source current if the internal pull-up resistors are activated. The Port A pins are tri-stated when a reset condition becomes active, even if the clock is not running.</p>
Port B (PB7..PB0)	<p>Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.</p> <p>Port B also serves the functions of various special features of the ATmega8535 as listed on page 58.</p>
Port C (PC7..PC0)	<p>Port C is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port C output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running.</p>
Port D (PD7..PD0)	<p>Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.</p> <p>Port D also serves the functions of various special features of the ATmega8535 as listed on page 62.</p>
RESET	Reset input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running. The minimum pulse length is given in Table 15 on page 35. Shorter pulses are not guaranteed to generate a reset.
XTAL1	Input to the inverting Oscillator amplifier and input to the internal clock operating circuit.
XTAL2	Output from the inverting Oscillator amplifier.
AVCC	AVCC is the supply voltage pin for Port A and the A/D Converter. It should be externally connected to V _{CC} , even if the ADC is not used. If the ADC is used, it should be connected to V _{CC} through a low-pass filter.
AREF	AREF is the analog reference pin for the A/D Converter.

About Code Examples

This documentation contains simple code examples that briefly show how to use various parts of the device. These code examples assume that the part specific header file is included before compilation. Be aware that not all C compiler vendors include bit definitions in the header files and interrupt handling in C is compiler dependent. Please confirm with the C Compiler documentation for more details.


AVR CPU Core

Introduction

This section discusses the AVR core architecture in general. The main function of the CPU core is to ensure correct program execution. The CPU must therefore be able to access memories, perform calculations, control peripherals, and handle interrupts.

Architectural Overview

Figure 3. Block Diagram of the AVR MCU Architecture



In order to maximize performance and parallelism, the AVR uses a Harvard architecture – with separate memories and buses for program and data. Instructions in the program memory are executed with a single level pipelining. While one instruction is being executed, the next instruction is pre-fetched from the program memory. This concept

enables instructions to be executed in every clock cycle. The program memory is In-System Re-Programmable Flash memory.

The fast-access Register File contains 32 x 8-bit general purpose working registers with a single clock cycle access time. This allows single-cycle Arithmetic Logic Unit (ALU) operation. In a typical ALU operation, two operands are output from the Register File, the operation is executed, and the result is stored back in the Register File – in one clock cycle.

Six of the 32 registers can be used as three 16-bit indirect address register pointers for Data Space addressing – enabling efficient address calculations. One of these address pointers can also be used as an address pointer for look up tables in Flash program memory. These added function registers are the 16-bit X-, Y-, and Z-registers, described later in this section.

The ALU supports arithmetic and logic operations between registers or between a constant and a register. Single register operations can also be executed in the ALU. After an arithmetic operation, the Status Register is updated to reflect information about the result of the operation.

Program flow is provided by conditional and unconditional jump and call instructions, able to directly address the whole address space. Most AVR instructions have a single 16-bit word format. Every program memory address contains a 16- or 32-bit instruction.

Program Flash memory space is divided in two sections, the Boot Program section and the Application Program section. Both sections have dedicated Lock bits for write and read/write protection. The SPM instruction that writes into the Application Flash memory section must reside in the Boot Program section.

During interrupts and subroutine calls, the return address Program Counter (PC) is stored on the Stack. The Stack is effectively allocated in the general data SRAM, and consequently the Stack size is only limited by the total SRAM size and the usage of the SRAM. All user programs must initialize the SP in the reset routine (before subroutines or interrupts are executed). The Stack Pointer SP is read/write accessible in the I/O space. The data SRAM can easily be accessed through the five different addressing modes supported in the AVR architecture.

The memory spaces in the AVR architecture are all linear and regular memory maps.

A flexible interrupt module has its control registers in the I/O space with an additional Global Interrupt Enable bit in the Status Register. All interrupts have a separate Interrupt Vector in the Interrupt Vector table. The interrupts have priority in accordance with their Interrupt Vector position. The lower the Interrupt Vector address, the higher the priority.

The I/O memory space contains 64 addresses for CPU peripheral functions as Control Registers, SPI, and other I/O functions. The I/O Memory can be accessed directly, or as the Data Space locations following those of the Register File, 0x20 - 0x5F.

ALU – Arithmetic Logic Unit


The high-performance AVR ALU operates in direct connection with all the 32 general purpose working registers. Within a single clock cycle, arithmetic operations between general purpose registers or between a register and an immediate are executed. The ALU operations are divided into three main categories – arithmetic, logical, and bit-functions. Some implementations of the architecture also provide a powerful multiplier supporting both signed/unsigned multiplication and fractional format. See the "Instruction Set" section for a detailed description.

Asynchronous Timer Clock – clk_{ASY}	The Asynchronous Timer clock allows the Asynchronous Timer/Counter to be clocked directly from an external 32 kHz clock crystal. The dedicated clock domain allows using this Timer/Counter as a real-time counter even when the device is in sleep mode.	
ADC Clock – clk_{ADC}	The ADC is provided with a dedicated clock domain. This allows halting the CPU and I/O clocks in order to reduce noise generated by digital circuitry. This gives more accurate ADC conversion results.	
Clock Sources	The device has the following clock source options, selectable by Flash Fuse bits as shown below. The clock from the selected source is input to the AVR clock generator, and routed to the appropriate modules.	
Table 2. Device Clocking Options Select⁽¹⁾		
Device Clocking Option	CKSEL3..0	
External Crystal/Ceramic Resonator	1111 - 1010	
External Low-frequency Crystal	1001	
External RC Oscillator	1000 - 0101	
Calibrated Internal RC Oscillator	0100 - 0001	
External Clock	0000	
Note: 1. For all fuses '1' means unprogrammed while '0' means programmed.		
The various choices for each clocking option is given in the following sections. When the CPU wakes up from Power-down or Power-save, the selected clock source is used to time the start-up, ensuring stable Oscillator operation before instruction execution starts. When the CPU starts from Reset, there is as an additional delay allowing the power to reach a stable level before commencing normal operation. The Watchdog Oscillator is used for timing this real-time part of the start-up time. The number of WDT Oscillator cycles used for each time-out is shown in Table 3. The frequency of the Watchdog Oscillator is voltage dependent as shown in "ATmega8535 Typical Characteristics – Preliminary Data" on page 263.		
Table 3. Number of Watchdog Oscillator Cycles		
Typ Time-out ($V_{CC} = 5.0V$)	Typ Time-out ($V_{CC} = 3.0V$)	Number of Cycles
4.1 ms	4.3 ms	4K (4,096)
65 ms	69 ms	64K (65,536)
Default Clock Source	The device is shipped with CKSEL = '0001' and SUT = "10". The default clock source setting is therefore the Internal RC Oscillator with longest startup time. This default setting ensures that all users can make their desired clock source setting using an In-System or Parallel Programmer.	
Crystal Oscillator	XTAL1 and XTAL2 are input and output, respectively, of an inverting amplifier which can be configured for use as an On-chip Oscillator, as shown in Figure 12. Either a quartz crystal or a ceramic resonator may be used. The CKOPT Fuse selects between two different oscillator amplifier modes. When CKOPT is programmed, the Oscillator output will oscillate with a full rail-to-rail swing on the output. This mode is suitable when operating in a very noisy environment or when the output from XTAL2 drives a second clock buffer. This mode has a wide frequency range. When CKOPT is unprogrammed, the Oscillator has a smaller output swing. This reduces power consumption considerably.	

This mode has a limited frequency range and it can not be used to drive other clock buffers.

For resonators, the maximum frequency is 8 MHz with CKOPT unprogrammed and 16 MHz with CKOPT programmed. C1 and C2 should always be equal for both crystals and resonators. The optimal value of the capacitors depends on the crystal or resonator in use, the amount of stray capacitance, and the electromagnetic noise of the environment. Some initial guidelines for choosing capacitors for use with crystals are given in Table 4. For ceramic resonators, the capacitor values given by the manufacturer should be used.

Figure 12. Crystal Oscillator Connections



The Oscillator can operate in three different modes, each optimized for a specific frequency range. The operating mode is selected by the fuses CKSEL3..1 as shown in Table 4.

Table 4. Crystal Oscillator Operating Modes

CKOPT	CKSEL3..1	Frequency Range ^[1] (MHz)	Recommended Range for Capacitors C1 and C2 for Use with Crystals (pF)
1	101 ^[2]	0.4 - 0.9	-
1	110	0.9 - 3.0	12 - 22
1	111	3.0 - 8.0	12 - 22
0	101, 110, 111	1.0 - 16.0	12 - 22

- Notes: 1. The frequency ranges are preliminary values.
 2. This option should not be used with crystals, only with ceramic resonators.

Analog-to-Digital Converter

Features

- 10-bit Resolution
- 0.5 LSB Integral Non-linearity
- ± 2 LSB Absolute Accuracy
- 65 - 260 μ s Conversion Time
- Up to 15 kSPS at Maximum Resolution
- 8 Multiplexed Single Ended Input Channels
- 7 Differential Input Channels
- 2 Differential Input Channels with Optional Gain of 10x and 200x⁽¹⁾
- Optional Left Adjustment for ADC Result Readout
- 0 - V_{CC} ADC Input Voltage Range
- Selectable 2.56V ADC Reference Voltage
- Free Running or Single Conversion Mode
- ADC Start Conversion by Auto Triggering on Interrupt Sources
- Interrupt on ADC Conversion Complete
- Sleep Mode Noise Canceler

Note: 1. The differential input channel are not tested for devices in PDIP and PLCC Package. This feature is only guaranteed to work for devices in TQFP and MLF Packages.


The ATmega8535 features a 10-bit successive approximation ADC. The ADC is connected to an 8-channel Analog Multiplexer which allows eight single-ended voltage inputs constructed from the pins of Port A. The single-ended voltage inputs refer to 0V (GND).

The device also supports 16 differential voltage input combinations. Two of the differential inputs (ADC1, ADC0 and ADC3, ADC2) are equipped with a programmable gain stage, providing amplification steps of 0 dB (1x), 20 dB (10x), or 46 dB (200x) on the differential input voltage before the A/D conversion. Seven differential analog input channels share a common negative terminal (ADC1), while any other ADC input can be selected as the positive input terminal. If 1x or 10x gain is used, 8-bit resolution can be expected. If 200x gain is used, 7-bit resolution can be expected.

The ADC contains a Sample and Hold circuit which ensures that the input voltage to the ADC is held at a constant level during conversion. A block diagram of the ADC is shown in Figure 98.

The ADC has a separate analog supply voltage pin, AVCC. AVCC must not differ more than ± 0.3 V from V_{CC} . See the paragraph "ADC Noise Canceler" on page 211 on how to connect this pin.

Internal reference voltages of nominally 2.56V or AVCC are provided On-chip. The voltage reference may be externally decoupled at the AREF pin by a capacitor for better noise performance.



Operation

The ADC converts an analog input voltage to a 10-bit digital value through successive approximation. The minimum value represents GND and the maximum value represents the voltage on the AREF pin minus 1 LSB. Optionally, AVCC or an internal 2.56V reference voltage may be connected to the AREF pin by writing to the REFSn bits in the ADMUX Register. The internal voltage reference may thus be decoupled by an external capacitor at the AREF pin to improve noise immunity.

The analog input channel and differential gain are selected by writing to the MUX bits in ADMUX. Any of the ADC input pins, as well as GND and a fixed bandgap voltage reference, can be selected as single ended inputs to the ADC. A selection of ADC input pins can be selected as positive and negative inputs to the differential gain amplifier.

If differential channels are selected, the differential gain stage amplifies the voltage difference between the selected input channel pair by the selected gain factor. This amplified value then becomes the analog input to the ADC. If single ended channels are used, the gain amplifier is bypassed altogether.

Table 82. ADC Conversion Time

Condition	Sample & Hold (Cycles from Start of Conversion)	Conversion Time (Cycles)
First conversion	14.5	25
Normal conversions, single ended	1.5	13
Auto Triggered conversions	2	13.5
Normal conversions, differential	1.5/2.5 ⁽¹⁾	13/14 ⁽¹⁾

Note: 1. Depending on the state of CK_{ADC2}.

Differential Gain Channels

When using differential gain channels, certain aspects of the conversion need to be taken into consideration.

Differential conversions are synchronized to the internal clock CK_{ADC2} equal to half the ADC clock. This synchronization is done automatically by the ADC interface in such a way that the sample-and-hold occurs at a specific phase of CK_{ADC2}. A conversion initiated by the user (i.e., all single conversions, and the first free running conversion) when CK_{ADC2} is low will take the same amount of time as a single ended conversion (13 ADC clock cycles from the next prescaled clock cycle). A conversion initiated by the user when CK_{ADC2} is high will take 14 ADC clock cycles due to the synchronization mechanism. In free running mode, a new conversion is initiated immediately after the previous conversion completes, and since CK_{ADC2} is high at this time, all automatically started (i.e., all but the first) free running conversions will take 14 ADC clock cycles.

The gain stage is optimized for a bandwidth of 4 kHz at all gain settings. Higher frequencies may be subjected to non-linear amplification. An external low-pass filter should be used if the input signal contains higher frequency components than the gain stage bandwidth. Note that the ADC clock frequency is independent of the gain stage bandwidth limitation. For example, the ADC clock period may be 6 μs, allowing a channel to be sampled at 12 kSPS, regardless of the bandwidth of this channel.

If differential gain channels are used and conversions are started by Auto Triggering, the ADC must be switched off between conversions. When Auto Triggering is used, the ADC prescaler is reset before the conversion is started. Since the gain stage is dependent of a stable ADC clock prior to the conversion, this conversion will not be valid. By disabling and then re-enabling the ADC between each conversion (writing ADEN in ADCSRA to '0' then to '1'), only extended conversions are performed. The result from the extended conversions will be valid. See "Prescaling and Conversion Timing" on page 206 for timing details.

Changing Channel or Reference Selection

The MUXn and REFS1:0 bits in the ADMUX Register are single buffered through a temporary register to which the CPU has random access. This ensures that the channels and reference selection only takes place at a safe point during the conversion. The channel and reference selection is continuously updated until a conversion is started. Once the conversion starts, the channel and reference selection is locked to ensure a sufficient sampling time for the ADC. Continuous updating resumes in the last ADC clock cycle before the conversion completes (ADIF in ADCSRA is set). Note that the conversion starts on the following rising ADC clock edge after ADSC is written. The user is thus advised not to write new channel or reference selection values to ADMUX until one ADC clock cycle after ADSC is written.

If Auto Triggering is used, the exact time of the triggering event can be indeterminable. Special care must be taken when updating the ADMUX Register, in order to control which conversion will be affected by the new settings.



Register Summary

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
0x3F (0x5F)	SREG	I	T	H	S	V	N	Z	C	8
0x3E (0x5E)	SPH	-	-	-	-	-	-	SP0	SP8	10
0x3D (0x5D)	SPL	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	10
0x3C (0x5C)	OCR0	Timer/Counter0 Output Compare Register								83
0x3B (0x5B)	GCOR	INT1	INT0	INT2	-	-	-	IVSEL	NCE	47, 67
0x3A (0x5A)	IFFR	INTF1	INTF0	INTF2	-	-	-	-	-	69
0x39 (0x59)	TWSK	OCIE2	TOIE2	TICIE1	OCIE1A	OCIE1B	TOIE1	OCIE0	TOIE0	83, 113, 131
0x38 (0x58)	TIFR	OCF2	TOV2	ICF1	OCF1A	OCF1B	TOV1	OCF0	TOV0	84, 114, 132
0x37 (0x57)	SPMCR	SPMIE	RWWSB	-	RWWSFE	BLBSET	PGWRT	PGERS	SPMEN	225
0x36 (0x56)	TWCR	TWINT	TWEA	TWSTA	TWSTO	TWAC	TWEN	-	TWIE	178
0x35 (0x55)	MUCR	SM2	SE	SM1	SM0	ISC11	ISC10	ISC01	ISC00	30, 66
0x34 (0x54)	MUCSR	-	ISC2	-	-	WDRF	BORF	EXTRF	PCRF	38, 67
0x33 (0x53)	TCCR0	FOC0	WGM00	COM01	COM00	WGM01	CS02	CS01	CS00	81
0x32 (0x52)	TCNT0	Timer/Counter0 (8 Bits)								83
0x31 (0x51)	OSCCAL	Oscillator Calibration Register								28
0x30 (0x50)	SFCSR	ADTS2	ADTS1	ADTS0	-	ADME	PUD	PSP2	PSP10	57, 86, 133, 200, 220
0x2F (0x4F)	TCCR1A	COM1A1	COM1A0	COM1B1	COM1B0	FOC1A	FOC1B	WGM11	WGM10	108
0x2E (0x4E)	TCCR1B	ICNC1	ICES1	-	WGM13	WGM12	CS12	CS11	CS10	111
0x2D (0x4D)	TCNT1H	Timer/Counter1 - Counter Register High Byte								112
0x2C (0x4C)	TCNT1L	Timer/Counter1 - Counter Register Low Byte								112
0x2B (0x4B)	OCR1AH	Timer/Counter1 - Output Compare Register A High Byte								112
0x2A (0x4A)	OCR1AL	Timer/Counter1 - Output Compare Register A Low Byte								112
0x29 (0x49)	OCR1BH	Timer/Counter1 - Output Compare Register B High Byte								112
0x28 (0x48)	OCR1BL	Timer/Counter1 - Output Compare Register B Low Byte								112
0x27 (0x47)	ICR1H	Timer/Counter1 - Input Capture Register High Byte								112
0x26 (0x46)	ICR1L	Timer/Counter1 - Input Capture Register Low Byte								112
0x25 (0x45)	TCCR2	FOC2	WGM20	COM21	COM20	WGM21	CS22	CS21	CS20	126
0x24 (0x44)	TCNT2	Timer/Counter2 (8 Bits)								128
0x23 (0x43)	OCR2	Timer/Counter2 Output Compare Register								129
0x22 (0x42)	ASFR	-	-	-	-	AS2	TCN2UB	OCR2UB	TCR2UB	129
0x21 (0x41)	WDTCR	-	-	-	WDCE	WDE	WDP2	WDP1	WDP0	40
0x20 ¹⁾ (0x40 ¹⁾)	UBRRH	URSEL	-	-	-	-	LEBR[1:0]			166
	UCSRC	URSEL	UMSEL	UM1	UM0	USBS	UCSZ1	UCSZ0	UCPOL	164
0x1F (0x3F)	EEARH	-	-	-	-	-	-	-	EEAR8	17
0x1E (0x3E)	EEARL	EEPROM Address Register Low Byte								17
0x1D (0x3D)	EEDR	EEPROM Data Register								17
0x1C (0x3C)	EEDR	-	-	-	-	EEPE	EEMWE	EEWE	EERE	17
0x1B (0x3B)	PORTA	PORTA7	PORTA6	PORTA5	PORTA4	PORTA3	PORTA2	PORTA1	PORTA0	64
0x1A (0x3A)	DDRA	DDA7	DDA6	DDA5	DDA4	DDA3	DDA2	DDA1	DDA0	64
0x19 (0x39)	PINA	PINA7	PINA6	PINA5	PINA4	PINA3	PINA2	PINA1	PINA0	64
0x18 (0x38)	PORTB	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	64
0x17 (0x37)	DDRB	ddb7	ddb6	ddb5	ddb4	ddb3	ddb2	ddb1	ddb0	64
0x16 (0x36)	PINB	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINB0	65
0x15 (0x35)	PORTC	PORTC7	PORTC6	PORTC5	PORTC4	PORTC3	PORTC2	PORTC1	PORTC0	65
0x14 (0x34)	DDRC	DDC7	DDC6	DDC5	DDC4	DDC3	DDC2	DDC1	DDC0	65
0x13 (0x33)	PINC	PINC7	PINC6	PINC5	PINC4	PINC3	PINC2	PINC1	PINC0	65
0x12 (0x32)	PORTD	PORTD7	PORTD6	PORTD5	PORTD4	PORTD3	PORTD2	PORTD1	PORTD0	65
0x11 (0x31)	DDRD	DD7	DD6	DD5	DD4	DD3	DD2	DD1	DD0	65
0x10 (0x30)	PIND	PIND7	PIND6	PIND5	PIND4	PIND3	PIND2	PIND1	PIND0	65
0x0F (0x2F)	SPDR	SPI Data Register								140
0x0E (0x2E)	SPSR	SPIF	WCOL	-	-	-	-	-	SPI2X	140
0x0D (0x2D)	SPCR	SPIE	SPE	DDRD	MSTR	CPOL	CPHA	SFR1	SFR0	138
0x0C (0x2C)	UDR	USART I/O Data Register								161
0x0B (0x2B)	UCSRA	RXC	TXC	UDRE	FE	DOR	PE	U2X	MPCM	162
0x0A (0x2A)	UCSRB	RXCIE	TXCIE	UDRIE	RXEN	TXEN	UCSZ2	RXB8	TXB8	163
0x09 (0x29)	UBRRL	USART Baud Rate Register Low Byte								166
0x08 (0x28)	ACSR	ACD	ACBG	ACD	ACI	ACIE	ACIC	ACIS1	ACIS0	200
0x07 (0x27)	ADMUX	REFS1	REFS0	ADLAR	MUX4	MUX3	MUX2	MUX1	MUX0	216
0x06 (0x26)	ADCSRA	ADEN	ADSC	ADATE	ADIF	ADIE	ADPS2	ADPS1	ADPS0	218
0x05 (0x25)	ADCH	ADC Data Register High Byte								219
0x04 (0x24)	ADCL	ADC Data Register Low Byte								219
0x03 (0x23)	TWDR	Two-wire Serial Interface Data Register								180
0x02 (0x22)	TWAR	TWA6	TWA5	TWA4	TWA3	TWA2	TWA1	TWA0	TWGCE	180
0x01 (0x21)	TWSR	TWS7	TWS6	TWS5	TWS4	TWS3	-	TWS1	TWS0	180
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
0x00 (0x20)	TWBR	Two-wire Serial Interface Bit Rate Register								178

- Notes:
1. Refer to the USART description for details on how to access UBRRH and UCSRC.
 2. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.
 3. Some of the status flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O Register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers 0x00 to 0x1F only.

Instruction Set Summary

Mnemonics	Operands	Description	Operation	Flags	#Clocks
ARITHMETIC AND LOGIC INSTRUCTIONS					
ADD	Rd, Rr	Add two Registers	$Rd \leftarrow Rd + Rr$	Z,C,N,V,H	1
ADC	Rd, Rr	Add with Carry two Registers	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H	1
ADW	Rd, K	Add Immediate to Word	$Rd \leftarrow Rd + K$	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract two Registers	$Rd \leftarrow Rd - Rr$	Z,C,N,V,H	1
SUBI	Rd, K	Subtract Constant from Register	$Rd \leftarrow Rd - K$	Z,C,N,V,H	1
SBC	Rd, Rr	Subtract with Carry two Registers	$Rd \leftarrow Rd - Rr - C$	Z,C,N,V,H	1
SBCI	Rd, K	Subtract with Carry Constant from Reg.	$Rd \leftarrow Rd - K - C$	Z,C,N,V,H	1
SBW	Rd, K	Subtract Immediate from Word	$Rd \leftarrow Rd - K$	Z,C,N,V,S	2
AND	Rd, Rr	Logical AND Registers	$Rd \leftarrow Rd \wedge Rr$	Z,N,V	1
ANDI	Rd, K	Logical AND Register and Constant	$Rd \leftarrow Rd \wedge K$	Z,N,V	1
OR	Rd, Rr	Logical OR Registers	$Rd \leftarrow Rd \vee Rr$	Z,N,V	1
ORI	Rd, K	Logical OR Register and Constant	$Rd \leftarrow Rd \vee K$	Z,N,V	1
EOR	Rd, Rr	Exclusive OR Registers	$Rd \leftarrow Rd \oplus Rr$	Z,N,V	1
COM	Rd	One's Complement	$Rd \leftarrow \sim Rd$	Z,C,N,V	1
NEG	Rd	Two's Complement	$Rd \leftarrow \sim Rd + 1$	Z,C,N,V,H	1
SBR	Rd, K	Set Bit(s) in Register	$Rd \leftarrow Rd \vee K$	Z,N,V	1
CBR	Rd, K	Clear Bit(s) in Register	$Rd \leftarrow Rd \wedge (\sim K)$	Z,N,V	1
INC	Rd	Increment	$Rd \leftarrow Rd + 1$	Z,N,V	1
DEC	Rd	Decrement	$Rd \leftarrow Rd - 1$	Z,N,V	1
TST	Rd	Test for Zero or Minus	$Rd \leftarrow Rd \wedge Rd$	Z,N,V	1
CLR	Rd	Clear Register	$Rd \leftarrow Rd \wedge Rd$	Z,N,V	1
SER	Rd	Set Register	$Rd \leftarrow \sim Rd$	None	1
MUL	Rd, Rr	Multiply Unsigned	$R1:R0 \leftarrow Rd \times Rr$	Z,C	2
MULS	Rd, Rr	Multiply Signed	$R1:R0 \leftarrow Rd \times Rr$	Z,C	2
MULSU	Rd, Rr	Multiply Signed with Unsigned	$R1:R0 \leftarrow Rd \times Rr$	Z,C	2
FMUL	Rd, Rr	Fractional Multiply Unsigned	$R1:R0 \leftarrow (Rd \times Rr) \ll 1$	Z,C	2
FMULS	Rd, Rr	Fractional Multiply Signed	$R1:R0 \leftarrow (Rd \times Rr) \ll 1$	Z,C	2
FMULSU	Rd, Rr	Fractional Multiply Signed with Unsigned	$R1:R0 \leftarrow (Rd \times Rr) \ll 1$	Z,C	2
BRANCH INSTRUCTIONS					
RJMP	k	Relative Jump	$PC \leftarrow PC + k + 1$	None	2
IJMP		Indirect Jump to (Z)	$PC \leftarrow Z$	None	2
RJCALL	k	Relative Subroutine Call	$PC \leftarrow PC + k + 1$	None	3
IJCALL		Indirect Call to (Z)	$PC \leftarrow Z$	None	3
RET		Subroutine Return	$PC \leftarrow STACK$	None	4
RETI		Interrupt Return	$PC \leftarrow STACK$	I	4
CPSE	Rd, Rr	Compare, Skip if Equal	$\text{if } (Rd = Rr) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
CP	Rd, Rr	Compare	$Rd - Rr$	Z, N, V, C, H	1
CPC	Rd, Rr	Compare with Carry	$Rd - Rr - C$	Z, N, V, C, H	1
CPI	Rd, K	Compare Register with Immediate	$Rd - K$	Z, N, V, C, H	1
SBRC	Rr, b	Skip if Bit in Register Cleared	$\text{if } (Rr[b]=0) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
SBRS	Rr, b	Skip if Bit in Register is Set	$\text{if } (Rr[b]=1) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
SBIC	P, b	Skip if Bit in IO Register Cleared	$\text{if } (P[b]=0) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
SBIS	P, b	Skip if Bit in IO Register is Set	$\text{if } (P[b]=1) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
BRBS	s, k	Branch if Status Flag Set	$\text{if } (SREG[s]=1) PC \leftarrow PC + k + 1$	None	1/2
BRBC	s, k	Branch if Status Flag Cleared	$\text{if } (SREG[s]=0) PC \leftarrow PC + k + 1$	None	1/2
BREQ	k	Branch if Equal	$\text{if } (Z = 1) PC \leftarrow PC + k + 1$	None	1/2
BRNE	k	Branch if Not Equal	$\text{if } (Z = 0) PC \leftarrow PC + k + 1$	None	1/2
BRCS	k	Branch if Carry Set	$\text{if } (C = 1) PC \leftarrow PC + k + 1$	None	1/2
BRCC	k	Branch if Carry Cleared	$\text{if } (C = 0) PC \leftarrow PC + k + 1$	None	1/2
BRSH	k	Branch if Same or Higher	$\text{if } (C = 0) PC \leftarrow PC + k + 1$	None	1/2
BRLO	k	Branch if Lower	$\text{if } (C = 1) PC \leftarrow PC + k + 1$	None	1/2
BRMI	k	Branch if Minus	$\text{if } (N = 1) PC \leftarrow PC + k + 1$	None	1/2
BRPL	k	Branch if Plus	$\text{if } (N = 0) PC \leftarrow PC + k + 1$	None	1/2
BRGE	k	Branch if Greater or Equal, Signed	$\text{if } (N \oplus V = 0) PC \leftarrow PC + k + 1$	None	1/2
BRLT	k	Branch if Less Than Zero, Signed	$\text{if } (N \oplus V = 1) PC \leftarrow PC + k + 1$	None	1/2
BRHS	k	Branch if Half Carry Flag Set	$\text{if } (H = 1) PC \leftarrow PC + k + 1$	None	1/2
BRHC	k	Branch if Half Carry Flag Cleared	$\text{if } (H = 0) PC \leftarrow PC + k + 1$	None	1/2
BRTS	k	Branch if T Flag Set	$\text{if } (T = 1) PC \leftarrow PC + k + 1$	None	1/2
BRTC	k	Branch if T Flag Cleared	$\text{if } (T = 0) PC \leftarrow PC + k + 1$	None	1/2
BRVS	k	Branch if Overflow Flag is Set	$\text{if } (V = 1) PC \leftarrow PC + k + 1$	None	1/2
BRVC	k	Branch if Overflow Flag is Cleared	$\text{if } (V = 0) PC \leftarrow PC + k + 1$	None	1/2
BRIE	k	Branch if Interrupt Enabled	$\text{if } (I = 1) PC \leftarrow PC + k + 1$	None	1/2
BRID	k	Branch if Interrupt Disabled	$\text{if } (I = 0) PC \leftarrow PC + k + 1$	None	1/2
DATA TRANSFER INSTRUCTIONS					

LAMPIRAN C

Mnemonics	Operands	Description	Operation	Flags	#Clocks
MOV	Rd, Rr	Move Between Registers	$Rd \leftarrow Rr$	None	1
MOVW	Rd, Rr	Copy Register Word	$Rd \leftarrow Rr \leftarrow Rr + 1$	None	1
LDI	Rd, K	Load Immediate	$Rd \leftarrow K$	None	1
LD	Rd, X	Load Indirect	$Rd \leftarrow (X)$	None	2
LD	Rd, X+	Load Indirect and Post-Inc.	$Rd \leftarrow (X), X \leftarrow X + 1$	None	2
LD	Rd, -X	Load Indirect and Pre-Dec.	$X \leftarrow X - 1, Rd \leftarrow (X)$	None	2
LD	Rd, Y	Load Indirect	$Rd \leftarrow (Y)$	None	2
LD	Rd, Y+	Load Indirect and Post-Inc.	$Rd \leftarrow (Y), Y \leftarrow Y + 1$	None	2
LD	Rd, -Y	Load Indirect and Pre-Dec.	$Y \leftarrow Y - 1, Rd \leftarrow (Y)$	None	2
LDD	Rd, Y+q	Load Indirect with Displacement	$Rd \leftarrow (Y + q)$	None	2
LD	Rd, Z	Load Indirect	$Rd \leftarrow (Z)$	None	2
LD	Rd, Z+	Load Indirect and Post-Inc.	$Rd \leftarrow (Z), Z \leftarrow Z + 1$	None	2
LD	Rd, -Z	Load Indirect and Pre-Dec.	$Z \leftarrow Z - 1, Rd \leftarrow (Z)$	None	2
LDD	Rd, Z+q	Load Indirect with Displacement	$Rd \leftarrow (Z + q)$	None	2
LDS	Rd, k	Load Direct from SRAM	$Rd \leftarrow (k)$	None	2
ST	X, Rr	Store Indirect	$(X) \leftarrow Rr$	None	2
ST	X+, Rr	Store Indirect and Post-Inc.	$(X) \leftarrow Rr, X \leftarrow X + 1$	None	2
ST	-X, Rr	Store Indirect and Pre-Dec.	$X \leftarrow X - 1, (X) \leftarrow Rr$	None	2
ST	Y, Rr	Store Indirect	$(Y) \leftarrow Rr$	None	2
ST	Y+, Rr	Store Indirect and Post-Inc.	$(Y) \leftarrow Rr, Y \leftarrow Y + 1$	None	2
ST	-Y, Rr	Store Indirect and Pre-Dec.	$Y \leftarrow Y - 1, (Y) \leftarrow Rr$	None	2
STD	Y+q, Rr	Store Indirect with Displacement	$(Y + q) \leftarrow Rr$	None	2
ST	Z, Rr	Store Indirect	$(Z) \leftarrow Rr$	None	2
ST	Z+, Rr	Store Indirect and Post-Inc.	$(Z) \leftarrow Rr, Z \leftarrow Z + 1$	None	2
ST	-Z, Rr	Store Indirect and Pre-Dec.	$Z \leftarrow Z - 1, (Z) \leftarrow Rr$	None	2
STD	Z+q, Rr	Store Indirect with Displacement	$(Z + q) \leftarrow Rr$	None	2
STS	k, Rr	Store Direct to SRAM	$(k) \leftarrow Rr$	None	2
LPM		Load Program Memory	$R0 \leftarrow (Z)$	None	3
LPM	Rd, Z	Load Program Memory	$Rd \leftarrow (Z)$	None	3
LPM	Rd, Z+	Load Program Memory and Post-Inc	$Rd \leftarrow (Z), Z \leftarrow Z + 1$	None	3
SFM		Store Program Memory	$(Z) \leftarrow R1:R0$	None	-
IN	Rd, P	In Port	$Rd \leftarrow P$	None	1
OUT	P, Rr	Out Port	$P \leftarrow Rr$	None	1
PUSH	Rr	Push Register on Stack	$STACK \leftarrow Rr$	None	2
POP	Rd	Pop Register from Stack	$Rd \leftarrow STACK$	None	2
BIT AND BIT-TEST INSTRUCTIONS					
SBI	P, b	Set Bit in I/O Register	$I/O(P, b) \leftarrow 1$	None	2
CBI	P, b	Clear Bit in I/O Register	$I/O(P, b) \leftarrow 0$	None	2
LSL	Rd	Logical Shift Left	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	Z, C, N, V	1
LSR	Rd	Logical Shift Right	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$	Z, C, N, V	1
RCL	Rd	Rotate Left Through Carry	$Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7)$	Z, C, N, V	1
ROR	Rd	Rotate Right Through Carry	$Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0)$	Z, C, N, V	1
ASR	Rd	Arithmetic Shift Right	$Rd(n) \leftarrow Rd(n-1), n=0..6$	Z, C, N, V	1
SWAP	Rd	Swap Nibbles	$Rd(3..0) \leftarrow Rd(7..4), Rd(7..4) \leftarrow Rd(3..0)$	None	1
BSET	s	Flag Set	$SREG(s) \leftarrow 1$	SREG(s)	1
BCLR	s	Flag Clear	$SREG(s) \leftarrow 0$	SREG(s)	1
BST	Rr, b	Bit Store from Register to T	$T \leftarrow Rr(b)$	T	1
BLD	Rd, b	Bit load from T to Register	$Rd(b) \leftarrow T$	None	1
SEC		Set Carry	$C \leftarrow 1$	C	1
CLC		Clear Carry	$C \leftarrow 0$	C	1
SEN		Set Negative Flag	$N \leftarrow 1$	N	1
CLN		Clear Negative Flag	$N \leftarrow 0$	N	1
SEZ		Set Zero Flag	$Z \leftarrow 1$	Z	1
CLZ		Clear Zero Flag	$Z \leftarrow 0$	Z	1
SEI		Global Interrupt Enable	$I \leftarrow 1$	I	1
CLI		Global Interrupt Disable	$I \leftarrow 0$	I	1
SES		Set Signed Test Flag	$S \leftarrow 1$	S	1
CLS		Clear Signed Test Flag	$S \leftarrow 0$	S	1
SEV		Set Twos Complement Overflow	$V \leftarrow 1$	V	1
CLV		Clear Twos Complement Overflow	$V \leftarrow 0$	V	1
SET		Set T in SREG	$T \leftarrow 1$	T	1
CLT		Clear T in SREG	$T \leftarrow 0$	T	1
SEH		Set Half Carry Flag in SREG	$H \leftarrow 1$	H	1
CLH		Clear Half Carry Flag in SREG	$H \leftarrow 0$	H	1
MCU CONTROL INSTRUCTIONS					
NOP		No Operation		None	1
Mnemonics					
SLEEP		Sleep	(see specific descr. for Sleep function)	None	1
WDR		Watchdog Reset	(see specific descr. for WDR/Timer)	None	1
BREAK		Break	For On-chip Debug Only	None	N/A

LMB162AFC

LCD Module User Manual

Shenzhen TOPWAY Technology Co., Ltd.

Display Specifications

- 1) LCD Display Mode : STN, Negative, Transmissive
- 2) Display Color : Display Data = "1" : Light Gray (*1)
: Display Data = "0" : Deep Blue (*2)
- 3) Viewing Angle : 6H
- 4) Driving Method : 1/16 duty, 1/5 bias
- 5) Back Light : White LED backlight

Note:


*1. Color tone may slightly change by Temperature and Driving Condition.

*2. The Color is defined as the inactive / background color

Mechanical Specifications

- 1) Outline Dimension : 80.8 x 36.0 x 12.5MAX
(See attached Outline Drawing for details)

Block Diagram




Terminal Functions			
Pin No.	Pin Name	I/O	Descriptions
1	VSS	Power	Power supply, Ground (0V)
2	VDD	Power	Positive power supply
3	V0	Power	LCD contrast reference supply
4	RS	Input	Register Select RS=HIGH: transferring display data RS=LOW: transferring instruction data
5	R/W	Input	Read / Write Control bus: R/W=HIGH: Read mode selected R/W=LOW: Write mode selected
6	E	Input	Data Enable
7	DB0	I/O	Bi-directional tri-state Data bus In 8 bit mode, DB0 ~ DB7 are in use In 4 bit mode, DB4 ~ DB7 are in use, DB0~DB3 leave open
:	:		
14	DB7		
15	BLA	Power	Backlight positive supply
16	BLK	Power	Backlight negative supply

Display Commands													
No.	Instructions	Code										Function	
		RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0		
1	Clear Display	0	0	0	0	0	0	0	0	0	0	1	Write "20h" to DDRAM and set DDRAM address (AC) to "00h"
2	Return Home	0	0	0	0	0	0	0	0	0	1	x	Set DDRAM address (AC) to "00h" and return cursor to its original position if shifted (DDRAM contents are not change)
3	Entry Mode Set	0	0	0	0	0	0	0	0	1	I/D	S	Set cursor moving direction and specify display shift, during data read and write of DDRAM and CGRAM. S=1, screen shifting; S=0, no screen shifting I/D=1, AC=AC+1 and if S=1, screen shift left I/D=0, AC=AC-1 and if S=1, screen shift right
4	Display ON/OFF	0	0	0	0	0	0	0	1	D	C	B	D=1, display on; D=0, display off C=1, cursor on; C=0, cursor off B=1, cursor blinking on; B=0, cursor blinking off
5	Cursor or Display Shift	0	0	0	0	0	1	S/C	R/L	x	x	x	Move the cursor or shift the display, where DDRAM contents. S/C=1, shift screen; S/C=0, shift cursor R/L=1, to right-side; R/L=0, to left side (if S/C=1, AC will not be changed)
6	Function Set	0	0	0	0	1	DL	N	F	x	x	x	DL=1, 8-bit interface; DL=0, 4-bit interface N=1, 2-line display; N=0, 1-line display F=1, 5x11 dots font; F=0, 5x8 dots font
7	Set CGRAM address	0	0	0	1	AC5	AC4	AC3	AC2	AC1	AC0	AC0	Set CGRAM address in address counter
8	Set DDRAM address	0	0	1	AC6	AC5	AC4	AC3	AC2	AC1	AC0	AC0	Set DDRAM address in address counter
9	Read Busy flag & address	0	1	BF	AC6	AC5	AC4	AC3	AC2	AC1	AC0	AC0	Check the system status and get the address counter content (AC6~AC0). BF=1, busy; BF=0, ready
10	Write data to RAM	1	0	D7	D6	D5	D4	D3	D2	D1	D0	D0	Write the data into internal RAM, where the address counter pointing at.
11	Read data from RAM	1	1	D7	D6	D5	D4	D3	D2	D1	D0	D0	Read the data from internal RAM, where the address counter pointing at.

Pin Configurations

Figure 1. Pinout ATmega8535



NOTE: MLF Bottom pad should be soldered to ground.

Disclaimer


Typical values contained in this data sheet are based on simulations and characterization of other AVR microcontrollers manufactured on the same process technology. Min and Max values will be available after the device is characterized.

Overview

The ATmega8535 is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing instructions in a single clock cycle, the ATmega8535 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

Block Diagram

Figure 2. Block Diagram



The AVR core combines a rich instruction set with 32 general purpose working registers. All 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The ATmega8535 provides the following features: 8K bytes of In-System Programmable Flash with Read-While-Write capabilities, 512 bytes EEPROM, 512 bytes SRAM, 32 general purpose I/O lines, 32 general purpose working registers, three flexible Timer/Counters with compare modes, internal and external interrupts, a serial programmable USART, a byte oriented Two-wire Serial Interface, an 8-channel, 10-bit ADC with optional differential input stage with programmable gain in TQFP package, a programmable Watchdog Timer with Internal Oscillator, an SPI serial port, and six software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, Timer/Counters, SPI port, and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next interrupt or Hardware Reset. In Power-save mode, the asynchronous timer continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping. The ADC Noise Reduction mode stops the CPU and all I/O modules except asynchronous timer and ADC, to minimize switching noise during ADC conversions. In Standby mode, the crystal/resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low-power consumption. In Extended Standby mode, both the main Oscillator and the asynchronous timer continue to run.

The device is manufactured using Atmel's high density nonvolatile memory technology. The On-chip ISP Flash allows the program memory to be reprogrammed In-System through an SPI serial interface, by a conventional nonvolatile memory programmer, or by an On-chip Boot program running on the AVR core. The boot program can use any interface to download the application program in the Application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATmega8535 is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications.

The ATmega8535 AVR is supported with a full suite of program and system development tools including: C compilers, macro assemblers, program debugger/simulators, In-Circuit Emulators, and evaluation kits.

AT90S8535 Compatibility

The ATmega8535 provides all the features of the AT90S8535. In addition, several new features are added. The ATmega8535 is backward compatible with AT90S8535 in most cases. However, some incompatibilities between the two microcontrollers exist. To solve this problem, an AT90S8535 compatibility mode can be selected by programming the S8535C fuse. ATmega8535 is pin compatible with AT90S8535, and can replace the AT90S8535 on current Printed Circuit Boards. However, the location of fuse bits and the electrical characteristics differs between the two devices.

AT90S8535 Compatibility Mode

Programming the S8535C fuse will change the following functionality:

- The timed sequence for changing the Watchdog Time-out period is disabled. See "Timed Sequences for Changing the Configuration of the Watchdog Timer" on page 43 for details.
- The double buffering of the USART Receive Register is disabled. See "AVR USART vs. AVR UART – Compatibility" on page 143 for details.

Pin Descriptions	
V_{CC}	Digital supply voltage.
GND	Ground.
Port A (PA7..PA0)	<p>Port A serves as the analog inputs to the A/D Converter.</p> <p>Port A also serves as an 8-bit bi-directional I/O port, if the A/D Converter is not used. Port pins can provide internal pull-up resistors (selected for each bit). The Port A output buffers have symmetrical drive characteristics with both high sink and source capability. When pins PA0 to PA7 are used as inputs and are externally pulled low, they will source current if the internal pull-up resistors are activated. The Port A pins are tri-stated when a reset condition becomes active, even if the clock is not running.</p>
Port B (PB7..PB0)	<p>Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.</p> <p>Port B also serves the functions of various special features of the ATmega8535 as listed on page 58.</p>
Port C (PC7..PC0)	<p>Port C is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port C output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running.</p>
Port D (PD7..PD0)	<p>Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.</p> <p>Port D also serves the functions of various special features of the ATmega8535 as listed on page 62.</p>
RESET	Reset input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running. The minimum pulse length is given in Table 15 on page 35. Shorter pulses are not guaranteed to generate a reset.
XTAL1	Input to the inverting Oscillator amplifier and input to the internal clock operating circuit.
XTAL2	Output from the inverting Oscillator amplifier.
AVCC	AVCC is the supply voltage pin for Port A and the A/D Converter. It should be externally connected to V _{CC} , even if the ADC is not used. If the ADC is used, it should be connected to V _{CC} through a low-pass filter.
AREF	AREF is the analog reference pin for the A/D Converter.

About Code Examples

This documentation contains simple code examples that briefly show how to use various parts of the device. These code examples assume that the part specific header file is included before compilation. Be aware that not all C compiler vendors include bit definitions in the header files and interrupt handling in C is compiler dependent. Please confirm with the C Compiler documentation for more details.


AVR CPU Core

Introduction

This section discusses the AVR core architecture in general. The main function of the CPU core is to ensure correct program execution. The CPU must therefore be able to access memories, perform calculations, control peripherals, and handle interrupts.

Architectural Overview

Figure 3. Block Diagram of the AVR MCU Architecture



In order to maximize performance and parallelism, the AVR uses a Harvard architecture – with separate memories and buses for program and data. Instructions in the program memory are executed with a single level pipelining. While one instruction is being executed, the next instruction is pre-fetched from the program memory. This concept

enables instructions to be executed in every clock cycle. The program memory is In-System Re-Programmable Flash memory.

The fast-access Register File contains 32 x 8-bit general purpose working registers with a single clock cycle access time. This allows single-cycle Arithmetic Logic Unit (ALU) operation. In a typical ALU operation, two operands are output from the Register File, the operation is executed, and the result is stored back in the Register File – in one clock cycle.

Six of the 32 registers can be used as three 16-bit indirect address register pointers for Data Space addressing – enabling efficient address calculations. One of these address pointers can also be used as an address pointer for look up tables in Flash program memory. These added function registers are the 16-bit X-, Y-, and Z-registers, described later in this section.

The ALU supports arithmetic and logic operations between registers or between a constant and a register. Single register operations can also be executed in the ALU. After an arithmetic operation, the Status Register is updated to reflect information about the result of the operation.

Program flow is provided by conditional and unconditional jump and call instructions, able to directly address the whole address space. Most AVR instructions have a single 16-bit word format. Every program memory address contains a 16- or 32-bit instruction.

Program Flash memory space is divided in two sections, the Boot Program section and the Application Program section. Both sections have dedicated Lock bits for write and read/write protection. The SPM instruction that writes into the Application Flash memory section must reside in the Boot Program section.

During interrupts and subroutine calls, the return address Program Counter (PC) is stored on the Stack. The Stack is effectively allocated in the general data SRAM, and consequently the Stack size is only limited by the total SRAM size and the usage of the SRAM. All user programs must initialize the SP in the reset routine (before subroutines or interrupts are executed). The Stack Pointer SP is read/write accessible in the I/O space. The data SRAM can easily be accessed through the five different addressing modes supported in the AVR architecture.

The memory spaces in the AVR architecture are all linear and regular memory maps.

A flexible interrupt module has its control registers in the I/O space with an additional Global Interrupt Enable bit in the Status Register. All interrupts have a separate Interrupt Vector in the Interrupt Vector table. The interrupts have priority in accordance with their Interrupt Vector position. The lower the Interrupt Vector address, the higher the priority.

The I/O memory space contains 64 addresses for CPU peripheral functions as Control Registers, SPI, and other I/O functions. The I/O Memory can be accessed directly, or as the Data Space locations following those of the Register File, 0x20 - 0x5F.

ALU – Arithmetic Logic Unit


The high-performance AVR ALU operates in direct connection with all the 32 general purpose working registers. Within a single clock cycle, arithmetic operations between general purpose registers or between a register and an immediate are executed. The ALU operations are divided into three main categories – arithmetic, logical, and bit-functions. Some implementations of the architecture also provide a powerful multiplier supporting both signed/unsigned multiplication and fractional format. See the "Instruction Set" section for a detailed description.

Asynchronous Timer Clock – clk_{ASY}	The Asynchronous Timer clock allows the Asynchronous Timer/Counter to be clocked directly from an external 32 kHz clock crystal. The dedicated clock domain allows using this Timer/Counter as a real-time counter even when the device is in sleep mode.	
ADC Clock – clk_{ADC}	The ADC is provided with a dedicated clock domain. This allows halting the CPU and I/O clocks in order to reduce noise generated by digital circuitry. This gives more accurate ADC conversion results.	
Clock Sources	The device has the following clock source options, selectable by Flash Fuse bits as shown below. The clock from the selected source is input to the AVR clock generator, and routed to the appropriate modules.	
Table 2. Device Clocking Options Select⁽¹⁾		
Device Clocking Option	CKSEL3..0	
External Crystal/Ceramic Resonator	1111 - 1010	
External Low-frequency Crystal	1001	
External RC Oscillator	1000 - 0101	
Calibrated Internal RC Oscillator	0100 - 0001	
External Clock	0000	
Note: 1. For all fuses '1' means unprogrammed while '0' means programmed.		
The various choices for each clocking option is given in the following sections. When the CPU wakes up from Power-down or Power-save, the selected clock source is used to time the start-up, ensuring stable Oscillator operation before instruction execution starts. When the CPU starts from Reset, there is as an additional delay allowing the power to reach a stable level before commencing normal operation. The Watchdog Oscillator is used for timing this real-time part of the start-up time. The number of WDT Oscillator cycles used for each time-out is shown in Table 3. The frequency of the Watchdog Oscillator is voltage dependent as shown in "ATmega8535 Typical Characteristics – Preliminary Data" on page 263.		
Table 3. Number of Watchdog Oscillator Cycles		
Typ Time-out ($V_{CC} = 5.0V$)	Typ Time-out ($V_{CC} = 3.0V$)	Number of Cycles
4.1 ms	4.3 ms	4K (4,096)
65 ms	69 ms	64K (65,536)
Default Clock Source	The device is shipped with CKSEL = '0001' and SUT = "10". The default clock source setting is therefore the Internal RC Oscillator with longest startup time. This default setting ensures that all users can make their desired clock source setting using an In-System or Parallel Programmer.	
Crystal Oscillator	XTAL1 and XTAL2 are input and output, respectively, of an inverting amplifier which can be configured for use as an On-chip Oscillator, as shown in Figure 12. Either a quartz crystal or a ceramic resonator may be used. The CKOPT Fuse selects between two different oscillator amplifier modes. When CKOPT is programmed, the Oscillator output will oscillate with a full rail-to-rail swing on the output. This mode is suitable when operating in a very noisy environment or when the output from XTAL2 drives a second clock buffer. This mode has a wide frequency range. When CKOPT is unprogrammed, the Oscillator has a smaller output swing. This reduces power consumption considerably.	

This mode has a limited frequency range and it can not be used to drive other clock buffers.

For resonators, the maximum frequency is 8 MHz with CKOPT unprogrammed and 16 MHz with CKOPT programmed. C1 and C2 should always be equal for both crystals and resonators. The optimal value of the capacitors depends on the crystal or resonator in use, the amount of stray capacitance, and the electromagnetic noise of the environment. Some initial guidelines for choosing capacitors for use with crystals are given in Table 4. For ceramic resonators, the capacitor values given by the manufacturer should be used.

Figure 12. Crystal Oscillator Connections



The Oscillator can operate in three different modes, each optimized for a specific frequency range. The operating mode is selected by the fuses CKSEL3..1 as shown in Table 4.

Table 4. Crystal Oscillator Operating Modes

CKOPT	CKSEL3..1	Frequency Range ^[1] (MHz)	Recommended Range for Capacitors C1 and C2 for Use with Crystals (pF)
1	101 ^[2]	0.4 - 0.9	-
1	110	0.9 - 3.0	12 - 22
1	111	3.0 - 8.0	12 - 22
0	101, 110, 111	1.0 - 16.0	12 - 22

- Notes: 1. The frequency ranges are preliminary values.
 2. This option should not be used with crystals, only with ceramic resonators.

Analog-to-Digital Converter

Features

- 10-bit Resolution
- 0.5 LSB Integral Non-linearity
- ± 2 LSB Absolute Accuracy
- 65 - 260 μ s Conversion Time
- Up to 15 kSPS at Maximum Resolution
- 8 Multiplexed Single Ended Input Channels
- 7 Differential Input Channels
- 2 Differential Input Channels with Optional Gain of 10x and 200x⁽¹⁾
- Optional Left Adjustment for ADC Result Readout
- 0 - V_{CC} ADC Input Voltage Range
- Selectable 2.56V ADC Reference Voltage
- Free Running or Single Conversion Mode
- ADC Start Conversion by Auto Triggering on Interrupt Sources
- Interrupt on ADC Conversion Complete
- Sleep Mode Noise Canceler

Note: 1. The differential input channel are not tested for devices in PDIP and PLCC Package. This feature is only guaranteed to work for devices in TQFP and MLF Packages.


The ATmega8535 features a 10-bit successive approximation ADC. The ADC is connected to an 8-channel Analog Multiplexer which allows eight single-ended voltage inputs constructed from the pins of Port A. The single-ended voltage inputs refer to 0V (GND).

The device also supports 16 differential voltage input combinations. Two of the differential inputs (ADC1, ADC0 and ADC3, ADC2) are equipped with a programmable gain stage, providing amplification steps of 0 dB (1x), 20 dB (10x), or 46 dB (200x) on the differential input voltage before the A/D conversion. Seven differential analog input channels share a common negative terminal (ADC1), while any other ADC input can be selected as the positive input terminal. If 1x or 10x gain is used, 8-bit resolution can be expected. If 200x gain is used, 7-bit resolution can be expected.

The ADC contains a Sample and Hold circuit which ensures that the input voltage to the ADC is held at a constant level during conversion. A block diagram of the ADC is shown in Figure 98.

The ADC has a separate analog supply voltage pin, AVCC. AVCC must not differ more than ± 0.3 V from V_{CC} . See the paragraph "ADC Noise Canceler" on page 211 on how to connect this pin.

Internal reference voltages of nominally 2.56V or AVCC are provided On-chip. The voltage reference may be externally decoupled at the AREF pin by a capacitor for better noise performance.



Operation

The ADC converts an analog input voltage to a 10-bit digital value through successive approximation. The minimum value represents GND and the maximum value represents the voltage on the AREF pin minus 1 LSB. Optionally, AVCC or an internal 2.56V reference voltage may be connected to the AREF pin by writing to the REFSn bits in the ADMUX Register. The internal voltage reference may thus be decoupled by an external capacitor at the AREF pin to improve noise immunity.

The analog input channel and differential gain are selected by writing to the MUX bits in ADMUX. Any of the ADC input pins, as well as GND and a fixed bandgap voltage reference, can be selected as single ended inputs to the ADC. A selection of ADC input pins can be selected as positive and negative inputs to the differential gain amplifier.

If differential channels are selected, the differential gain stage amplifies the voltage difference between the selected input channel pair by the selected gain factor. This amplified value then becomes the analog input to the ADC. If single ended channels are used, the gain amplifier is bypassed altogether.

Table 82. ADC Conversion Time

Condition	Sample & Hold (Cycles from Start of Conversion)	Conversion Time (Cycles)
First conversion	14.5	25
Normal conversions, single ended	1.5	13
Auto Triggered conversions	2	13.5
Normal conversions, differential	1.5/2.5 ⁽¹⁾	13/14 ⁽¹⁾

Note: 1. Depending on the state of CK_{ADC2}.

Differential Gain Channels

When using differential gain channels, certain aspects of the conversion need to be taken into consideration.

Differential conversions are synchronized to the internal clock CK_{ADC2} equal to half the ADC clock. This synchronization is done automatically by the ADC interface in such a way that the sample-and-hold occurs at a specific phase of CK_{ADC2}. A conversion initiated by the user (i.e., all single conversions, and the first free running conversion) when CK_{ADC2} is low will take the same amount of time as a single ended conversion (13 ADC clock cycles from the next prescaled clock cycle). A conversion initiated by the user when CK_{ADC2} is high will take 14 ADC clock cycles due to the synchronization mechanism. In free running mode, a new conversion is initiated immediately after the previous conversion completes, and since CK_{ADC2} is high at this time, all automatically started (i.e., all but the first) free running conversions will take 14 ADC clock cycles.

The gain stage is optimized for a bandwidth of 4 kHz at all gain settings. Higher frequencies may be subjected to non-linear amplification. An external low-pass filter should be used if the input signal contains higher frequency components than the gain stage bandwidth. Note that the ADC clock frequency is independent of the gain stage bandwidth limitation. For example, the ADC clock period may be 6 μs, allowing a channel to be sampled at 12 kSPS, regardless of the bandwidth of this channel.

If differential gain channels are used and conversions are started by Auto Triggering, the ADC must be switched off between conversions. When Auto Triggering is used, the ADC prescaler is reset before the conversion is started. Since the gain stage is dependent of a stable ADC clock prior to the conversion, this conversion will not be valid. By disabling and then re-enabling the ADC between each conversion (writing ADEN in ADCSRA to '0' then to '1'), only extended conversions are performed. The result from the extended conversions will be valid. See "Prescaling and Conversion Timing" on page 206 for timing details.

Changing Channel or Reference Selection

The MUXn and REFS1:0 bits in the ADMUX Register are single buffered through a temporary register to which the CPU has random access. This ensures that the channels and reference selection only takes place at a safe point during the conversion. The channel and reference selection is continuously updated until a conversion is started. Once the conversion starts, the channel and reference selection is locked to ensure a sufficient sampling time for the ADC. Continuous updating resumes in the last ADC clock cycle before the conversion completes (ADIF in ADCSRA is set). Note that the conversion starts on the following rising ADC clock edge after ADSC is written. The user is thus advised not to write new channel or reference selection values to ADMUX until one ADC clock cycle after ADSC is written.

If Auto Triggering is used, the exact time of the triggering event can be indeterminable. Special care must be taken when updating the ADMUX Register, in order to control which conversion will be affected by the new settings.



Register Summary

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
0x3F (0x5F)	SREG	I	T	H	S	V	N	Z	C	8
0x3E (0x5E)	SPH	-	-	-	-	-	-	SP0	SP8	10
0x3D (0x5D)	SPL	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	10
0x3C (0x5C)	OCR0	Timer/Counter0 Output Compare Register								83
0x3B (0x5B)	GCOR	INT1	INT0	INT2	-	-	-	IVSEL	NCE	47, 67
0x3A (0x5A)	IFFR	INTF1	INTF0	INTF2	-	-	-	-	-	69
0x39 (0x59)	TWSK	OCIE2	TOIE2	TICIE1	OCIE1A	OCIE1B	TOIE1	OCIE0	TOIE0	83, 113, 131
0x38 (0x58)	TIFR	OCF2	TOV2	ICF1	OCF1A	OCF1B	TOV1	OCF0	TOV0	84, 114, 132
0x37 (0x57)	SPMCR	SPMIE	RWWSB	-	RWWSFE	BLBSET	PGWRT	PGERS	SPMEN	225
0x36 (0x56)	TWCR	TWINT	TWEA	TWSTA	TWSTO	TWAC	TWEN	-	TWIE	178
0x35 (0x55)	MUCR	SM2	SE	SM1	SM0	ISC11	ISC10	ISC01	ISC00	30, 66
0x34 (0x54)	MUCSR	-	ISC2	-	-	WDRF	BORF	EXTRF	PCRF	38, 67
0x33 (0x53)	TCCR0	FOC0	WGM00	COM01	COM00	WGM01	CS02	CS01	CS00	81
0x32 (0x52)	TCNT0	Timer/Counter0 (8 Bits)								83
0x31 (0x51)	OSCCAL	Oscillator Calibration Register								28
0x30 (0x50)	SFCSR	ADTS2	ADTS1	ADTS0	-	ADME	PUD	PSP2	PSP10	57, 86, 133, 200, 220
0x2F (0x4F)	TCCR1A	COM1A1	COM1A0	COM1B1	COM1B0	FOC1A	FOC1B	WGM11	WGM10	108
0x2E (0x4E)	TCCR1B	ICNC1	ICES1	-	WGM13	WGM12	CS12	CS11	CS10	111
0x2D (0x4D)	TCNT1H	Timer/Counter1 - Counter Register High Byte								112
0x2C (0x4C)	TCNT1L	Timer/Counter1 - Counter Register Low Byte								112
0x2B (0x4B)	OCR1AH	Timer/Counter1 - Output Compare Register A High Byte								112
0x2A (0x4A)	OCR1AL	Timer/Counter1 - Output Compare Register A Low Byte								112
0x29 (0x49)	OCR1BH	Timer/Counter1 - Output Compare Register B High Byte								112
0x28 (0x48)	OCR1BL	Timer/Counter1 - Output Compare Register B Low Byte								112
0x27 (0x47)	ICR1H	Timer/Counter1 - Input Capture Register High Byte								112
0x26 (0x46)	ICR1L	Timer/Counter1 - Input Capture Register Low Byte								112
0x25 (0x45)	TCCR2	FOC2	WGM20	COM21	COM20	WGM21	CS22	CS21	CS20	126
0x24 (0x44)	TCNT2	Timer/Counter2 (8 Bits)								128
0x23 (0x43)	OCR2	Timer/Counter2 Output Compare Register								129
0x22 (0x42)	ASFR	-	-	-	-	AS2	TCN2UB	OCR2UB	TCR2UB	129
0x21 (0x41)	WDTCR	-	-	-	WDCE	WDE	WDP2	WDP1	WDP0	40
0x20 ¹¹ (0x40) ¹¹	UBRRH	URSEL	-	-	-	-	LEBFR[1:8]			168
	UCSRC	URSEL	UMSEL	UPM1	UPM0	USBS	UCSZ1	UCSZ0	UCPOL	164
0x1F (0x3F)	EEARH	-	-	-	-	-	-	-	EEAF8	17
0x1E (0x3E)	EEARL	EEPROM Address Register Low Byte								17
0x1D (0x3D)	EEDR	EEPROM Data Register								17
0x1C (0x3C)	EEDR	-	-	-	-	EEFIE	EEMWE	EEWE	EERE	17
0x1B (0x3B)	PORTA	PORTA7	PORTA6	PORTA5	PORTA4	PORTA3	PORTA2	PORTA1	PORTA0	64
0x1A (0x3A)	DDRA	DDA7	DDA6	DDA5	DDA4	DDA3	DDA2	DDA1	DDA0	64
0x19 (0x39)	PINA	PINA7	PINA6	PINA5	PINA4	PINA3	PINA2	PINA1	PINA0	64
0x18 (0x38)	PORTB	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	64
0x17 (0x37)	DDRB	ddb7	ddb6	ddb5	ddb4	ddb3	ddb2	ddb1	ddb0	64
0x16 (0x36)	PINB	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINB0	65
0x15 (0x35)	PORTC	PORTC7	PORTC6	PORTC5	PORTC4	PORTC3	PORTC2	PORTC1	PORTC0	65
0x14 (0x34)	DDRC	DDC7	DDC6	DDC5	DDC4	DDC3	DDC2	DDC1	DDC0	65
0x13 (0x33)	PINC	PINC7	PINC6	PINC5	PINC4	PINC3	PINC2	PINC1	PINC0	65
0x12 (0x32)	PORTD	PORTD7	PORTD6	PORTD5	PORTD4	PORTD3	PORTD2	PORTD1	PORTD0	65
0x11 (0x31)	DDRD	DD7	DD6	DD5	DD4	DD3	DD2	DD1	DD0	65
0x10 (0x30)	PIND	PIND7	PIND6	PIND5	PIND4	PIND3	PIND2	PIND1	PIND0	65
0x0F (0x2F)	SPDR	SPI Data Register								140
0x0E (0x2E)	SPSR	SPIF	WCOL	-	-	-	-	-	SPI2X	140
0x0D (0x2D)	SPCR	SPIE	SPE	DDRD	MSTR	CPOL	CPHA	SFRF	SFR0	138
0x0C (0x2C)	UDR	USART I/O Data Register								161
0x0B (0x2B)	UCSRA	RXC	TXC	UDRE	FE	DOR	PE	U2X	MPCM	162
0x0A (0x2A)	UCSRB	RXCIE	TXCIE	UDRIE	RXEN	TXEN	UCSZ2	RXB8	TXB8	163
0x09 (0x29)	UBRRL	USART Baud Rate Register Low Byte								166
0x08 (0x28)	ACSR	ACD	ACBG	ACD	ACI	ACIE	ACIC	ACIS1	ACIS0	200
0x07 (0x27)	ADMUX	REFS1	REFS0	ADLAR	MUX4	MUX3	MUX2	MUX1	MUX0	216
0x06 (0x26)	ADCSRA	ADEN	ADSC	ADATE	ADIF	ADIE	ADPS2	ADPS1	ADPS0	218
0x05 (0x25)	ADCH	ADC Data Register High Byte								219
0x04 (0x24)	ADCL	ADC Data Register Low Byte								219
0x03 (0x23)	TWDR	Two-wire Serial Interface Data Register								180
0x02 (0x22)	TWAR	TWA6	TWA5	TWA4	TWA3	TWA2	TWA1	TWA0	TWGCE	180
0x01 (0x21)	TWSR	TWS7	TWS6	TWS5	TWS4	TWS3	-	TWS1	TWS0	180
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
0x00 (0x20)	TWBR	Two-wire Serial Interface Bit Rate Register								178

- Notes:
1. Refer to the USART description for details on how to access UBRRH and UCSRC.
 2. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.
 3. Some of the status flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O Register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers 0x00 to 0x1F only.

Instruction Set Summary

Mnemonics	Operands	Description	Operation	Flags	#Clocks
ARITHMETIC AND LOGIC INSTRUCTIONS					
ADD	Rd, Rr	Add two Registers	$Rd \leftarrow Rd + Rr$	Z,C,N,V,H	1
ADC	Rd, Rr	Add with Carry two Registers	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H	1
ADW	Rd, K	Add Immediate to Word	$Rd \leftarrow Rd + K$	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract two Registers	$Rd \leftarrow Rd - Rr$	Z,C,N,V,H	1
SUBI	Rd, K	Subtract Constant from Register	$Rd \leftarrow Rd - K$	Z,C,N,V,H	1
SBC	Rd, Rr	Subtract with Carry two Registers	$Rd \leftarrow Rd - Rr - C$	Z,C,N,V,H	1
SBCI	Rd, K	Subtract with Carry Constant from Reg.	$Rd \leftarrow Rd - K - C$	Z,C,N,V,H	1
SBW	Rd, K	Subtract Immediate from Word	$Rd \leftarrow Rd - K$	Z,C,N,V,S	2
AND	Rd, Rr	Logical AND Registers	$Rd \leftarrow Rd \wedge Rr$	Z,N,V	1
ANDI	Rd, K	Logical AND Register and Constant	$Rd \leftarrow Rd \wedge K$	Z,N,V	1
OR	Rd, Rr	Logical OR Registers	$Rd \leftarrow Rd \vee Rr$	Z,N,V	1
ORI	Rd, K	Logical OR Register and Constant	$Rd \leftarrow Rd \vee K$	Z,N,V	1
EOR	Rd, Rr	Exclusive OR Registers	$Rd \leftarrow Rd \oplus Rr$	Z,N,V	1
COM	Rd	One's Complement	$Rd \leftarrow \sim Rd$	Z,C,N,V	1
NEG	Rd	Two's Complement	$Rd \leftarrow \sim Rd + 1$	Z,C,N,V,H	1
SBR	Rd, K	Set Bit(s) in Register	$Rd \leftarrow Rd \vee K$	Z,N,V	1
CBR	Rd, K	Clear Bit(s) in Register	$Rd \leftarrow Rd \wedge (\sim K)$	Z,N,V	1
INC	Rd	Increment	$Rd \leftarrow Rd + 1$	Z,N,V	1
DEC	Rd	Decrement	$Rd \leftarrow Rd - 1$	Z,N,V	1
TST	Rd	Test for Zero or Minus	$Rd \leftarrow Rd \wedge Rd$	Z,N,V	1
CLR	Rd	Clear Register	$Rd \leftarrow Rd \wedge Rd$	Z,N,V	1
SER	Rd	Set Register	$Rd \leftarrow \sim Rd$	None	1
MUL	Rd, Rr	Multiply Unsigned	$R1:R0 \leftarrow Rd \times Rr$	Z,C	2
MULS	Rd, Rr	Multiply Signed	$R1:R0 \leftarrow Rd \times Rr$	Z,C	2
MULSU	Rd, Rr	Multiply Signed with Unsigned	$R1:R0 \leftarrow Rd \times Rr$	Z,C	2
FMUL	Rd, Rr	Fractional Multiply Unsigned	$R1:R0 \leftarrow (Rd \times Rr) \ll 1$	Z,C	2
FMULS	Rd, Rr	Fractional Multiply Signed	$R1:R0 \leftarrow (Rd \times Rr) \ll 1$	Z,C	2
FMULSU	Rd, Rr	Fractional Multiply Signed with Unsigned	$R1:R0 \leftarrow (Rd \times Rr) \ll 1$	Z,C	2
BRANCH INSTRUCTIONS					
RJMP	k	Relative Jump	$PC \leftarrow PC + k + 1$	None	2
IJMP		Indirect Jump to (Z)	$PC \leftarrow Z$	None	2
RJCALL	k	Relative Subroutine Call	$PC \leftarrow PC + k + 1$	None	3
IJCALL		Indirect Call to (Z)	$PC \leftarrow Z$	None	3
RET		Subroutine Return	$PC \leftarrow \text{STACK}$	None	4
RETI		Interrupt Return	$PC \leftarrow \text{STACK}$	I	4
CPSE	Rd, Rr	Compare, Skip if Equal	$\text{if } (Rd = Rr) \text{ then } PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
CP	Rd, Rr	Compare	$Rd - Rr$	Z, N, V, C, H	1
CPC	Rd, Rr	Compare with Carry	$Rd - Rr - C$	Z, N, V, C, H	1
CPI	Rd, K	Compare Register with Immediate	$Rd - K$	Z, N, V, C, H	1
SBRC	Rr, b	Skip if Bit in Register Cleared	$\text{if } (Rr[b]=0) \text{ then } PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
SBRS	Rr, b	Skip if Bit in Register is Set	$\text{if } (Rr[b]=1) \text{ then } PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
SBIC	P, b	Skip if Bit in IO Register Cleared	$\text{if } (P[b]=0) \text{ then } PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
SBIS	P, b	Skip if Bit in IO Register is Set	$\text{if } (P[b]=1) \text{ then } PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
BRBS	s, k	Branch if Status Flag Set	$\text{if } (SREG[s]=1) \text{ then } PC \leftarrow PC + k + 1$	None	1/2
BRBC	s, k	Branch if Status Flag Cleared	$\text{if } (SREG[s]=0) \text{ then } PC \leftarrow PC + k + 1$	None	1/2
BREQ	k	Branch if Equal	$\text{if } (Z = 1) \text{ then } PC \leftarrow PC + k + 1$	None	1/2
BRNE	k	Branch if Not Equal	$\text{if } (Z = 0) \text{ then } PC \leftarrow PC + k + 1$	None	1/2
BRCS	k	Branch if Carry Set	$\text{if } (C = 1) \text{ then } PC \leftarrow PC + k + 1$	None	1/2
BRCC	k	Branch if Carry Cleared	$\text{if } (C = 0) \text{ then } PC \leftarrow PC + k + 1$	None	1/2
BRSH	k	Branch if Same or Higher	$\text{if } (C = 0) \text{ then } PC \leftarrow PC + k + 1$	None	1/2
BRLO	k	Branch if Lower	$\text{if } (C = 1) \text{ then } PC \leftarrow PC + k + 1$	None	1/2
BRMI	k	Branch if Minus	$\text{if } (N = 1) \text{ then } PC \leftarrow PC + k + 1$	None	1/2
BRPL	k	Branch if Plus	$\text{if } (N = 0) \text{ then } PC \leftarrow PC + k + 1$	None	1/2
BRGE	k	Branch if Greater or Equal, Signed	$\text{if } (N \oplus V = 0) \text{ then } PC \leftarrow PC + k + 1$	None	1/2
BRLT	k	Branch if Less Than Zero, Signed	$\text{if } (N \oplus V = 1) \text{ then } PC \leftarrow PC + k + 1$	None	1/2
BRHS	k	Branch if Half Carry Flag Set	$\text{if } (H = 1) \text{ then } PC \leftarrow PC + k + 1$	None	1/2
BRHC	k	Branch if Half Carry Flag Cleared	$\text{if } (H = 0) \text{ then } PC \leftarrow PC + k + 1$	None	1/2
BRTS	k	Branch if T Flag Set	$\text{if } (T = 1) \text{ then } PC \leftarrow PC + k + 1$	None	1/2
BRTC	k	Branch if T Flag Cleared	$\text{if } (T = 0) \text{ then } PC \leftarrow PC + k + 1$	None	1/2
BRVS	k	Branch if Overflow Flag is Set	$\text{if } (V = 1) \text{ then } PC \leftarrow PC + k + 1$	None	1/2
BRVC	k	Branch if Overflow Flag is Cleared	$\text{if } (V = 0) \text{ then } PC \leftarrow PC + k + 1$	None	1/2
BRIE	k	Branch if Interrupt Enabled	$\text{if } (I = 1) \text{ then } PC \leftarrow PC + k + 1$	None	1/2
BRID	k	Branch if Interrupt Disabled	$\text{if } (I = 0) \text{ then } PC \leftarrow PC + k + 1$	None	1/2
DATA TRANSFER INSTRUCTIONS					

Mnemonics	Operands	Description	Operation	Flags	#Clocks
MOV	Rd, Rr	Move Between Registers	$Rd \leftarrow Rr$	None	1
MOVW	Rd, Rr	Copy Register Word	$Rd \leftarrow Rr \leftarrow Rr + 1$	None	1
LDI	Rd, K	Load Immediate	$Rd \leftarrow K$	None	1
LD	Rd, X	Load Indirect	$Rd \leftarrow (X)$	None	2
LD	Rd, X+	Load Indirect and Post-Inc.	$Rd \leftarrow (X), X \leftarrow X + 1$	None	2
LD	Rd, -X	Load Indirect and Pre-Dec.	$X \leftarrow X - 1, Rd \leftarrow (X)$	None	2
LD	Rd, Y	Load Indirect	$Rd \leftarrow (Y)$	None	2
LD	Rd, Y+	Load Indirect and Post-Inc.	$Rd \leftarrow (Y), Y \leftarrow Y + 1$	None	2
LD	Rd, -Y	Load Indirect and Pre-Dec.	$Y \leftarrow Y - 1, Rd \leftarrow (Y)$	None	2
LDD	Rd, Y+q	Load Indirect with Displacement	$Rd \leftarrow (Y + q)$	None	2
LD	Rd, Z	Load Indirect	$Rd \leftarrow (Z)$	None	2
LD	Rd, Z+	Load Indirect and Post-Inc.	$Rd \leftarrow (Z), Z \leftarrow Z + 1$	None	2
LD	Rd, -Z	Load Indirect and Pre-Dec.	$Z \leftarrow Z - 1, Rd \leftarrow (Z)$	None	2
LDD	Rd, Z+q	Load Indirect with Displacement	$Rd \leftarrow (Z + q)$	None	2
LDS	Rd, k	Load Direct from SRAM	$Rd \leftarrow (k)$	None	2
ST	X, Rr	Store Indirect	$(X) \leftarrow Rr$	None	2
ST	X+, Rr	Store Indirect and Post-Inc.	$(X) \leftarrow Rr, X \leftarrow X + 1$	None	2
ST	-X, Rr	Store Indirect and Pre-Dec.	$X \leftarrow X - 1, (X) \leftarrow Rr$	None	2
ST	Y, Rr	Store Indirect	$(Y) \leftarrow Rr$	None	2
ST	Y+, Rr	Store Indirect and Post-Inc.	$(Y) \leftarrow Rr, Y \leftarrow Y + 1$	None	2
ST	-Y, Rr	Store Indirect and Pre-Dec.	$Y \leftarrow Y - 1, (Y) \leftarrow Rr$	None	2
STD	Y+q, Rr	Store Indirect with Displacement	$(Y + q) \leftarrow Rr$	None	2
ST	Z, Rr	Store Indirect	$(Z) \leftarrow Rr$	None	2
ST	Z+, Rr	Store Indirect and Post-Inc.	$(Z) \leftarrow Rr, Z \leftarrow Z + 1$	None	2
ST	-Z, Rr	Store Indirect and Pre-Dec.	$Z \leftarrow Z - 1, (Z) \leftarrow Rr$	None	2
STD	Z+q, Rr	Store Indirect with Displacement	$(Z + q) \leftarrow Rr$	None	2
STS	k, Rr	Store Direct to SRAM	$(k) \leftarrow Rr$	None	2
LPM		Load Program Memory	$R0 \leftarrow (Z)$	None	3
LPM	Rd, Z	Load Program Memory	$Rd \leftarrow (Z)$	None	3
LPM	Rd, Z+	Load Program Memory and Post-Inc	$Rd \leftarrow (Z), Z \leftarrow Z + 1$	None	3
SFM		Store Program Memory	$(Z) \leftarrow R1:R0$	None	-
IN	Rd, P	In Port	$Rd \leftarrow P$	None	1
OUT	P, Rr	Out Port	$P \leftarrow Rr$	None	1
PUSH	Rr	Push Register on Stack	$STACK \leftarrow Rr$	None	2
POP	Rd	Pop Register from Stack	$Rd \leftarrow STACK$	None	2
BIT AND BIT-TEST INSTRUCTIONS					
SBI	P, b	Set Bit in I/O Register	$I/O(P, b) \leftarrow 1$	None	2
CBI	P, b	Clear Bit in I/O Register	$I/O(P, b) \leftarrow 0$	None	2
LSL	Rd	Logical Shift Left	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	Z, C, N, V	1
LSR	Rd	Logical Shift Right	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$	Z, C, N, V	1
RCL	Rd	Rotate Left Through Carry	$Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7)$	Z, C, N, V	1
ROR	Rd	Rotate Right Through Carry	$Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0)$	Z, C, N, V	1
ASR	Rd	Arithmetic Shift Right	$Rd(n) \leftarrow Rd(n-1), n=0..6$	Z, C, N, V	1
SWAP	Rd	Swap Nibbles	$Rd(3..0) \leftarrow Rd(7..4), Rd(7..4) \leftarrow Rd(3..0)$	None	1
BSET	s	Flag Set	$SREG(s) \leftarrow 1$	SREG(s)	1
BCLR	s	Flag Clear	$SREG(s) \leftarrow 0$	SREG(s)	1
BST	Rr, b	Bit Store from Register to T	$T \leftarrow Rr(b)$	T	1
BLD	Rd, b	Bit load from T to Register	$Rd(b) \leftarrow T$	None	1
SEC		Set Carry	$C \leftarrow 1$	C	1
CLC		Clear Carry	$C \leftarrow 0$	C	1
SEN		Set Negative Flag	$N \leftarrow 1$	N	1
CLN		Clear Negative Flag	$N \leftarrow 0$	N	1
SEZ		Set Zero Flag	$Z \leftarrow 1$	Z	1
CLZ		Clear Zero Flag	$Z \leftarrow 0$	Z	1
SEI		Global Interrupt Enable	$I \leftarrow 1$	I	1
CLI		Global Interrupt Disable	$I \leftarrow 0$	I	1
SES		Set Signed Test Flag	$S \leftarrow 1$	S	1
CLS		Clear Signed Test Flag	$S \leftarrow 0$	S	1
SEV		Set Twos Complement Overflow	$V \leftarrow 1$	V	1
CLV		Clear Twos Complement Overflow	$V \leftarrow 0$	V	1
SET		Set T in SREG	$T \leftarrow 1$	T	1
CLT		Clear T in SREG	$T \leftarrow 0$	T	1
SEH		Set Half Carry Flag in SREG	$H \leftarrow 1$	H	1
CLH		Clear Half Carry Flag in SREG	$H \leftarrow 0$	H	1
MCU CONTROL INSTRUCTIONS					
NOP		No Operation		None	1
Mnemonics					
SLEEP		Sleep	(see specific descr. for Sleep function)	None	1
WDR		Watchdog Reset	(see specific descr. for WDR/Timer)	None	1
BREAK		Break	For On-chip Debug Only	None	N/A

TP377A

Features

The thermopile sensor consists of a series of 116 thermoelements, forming a sensitive region size of 545 μm (diameter). The sensor is hermetically sealed into a TO-5 metal housing, with an optical filter. This standard filter allows measurements to be made in the spectral range above 5 μm wavelength. The thermosensor exhibits an almost white noise, comparable to an ohmic resistance. It has a constant signal versus frequency up to its frequency limit, and is directly proportional to incident radiation. The thermopile sensors are featured with an additional temperature reference resistor on the same chip. The standard version of temperature reference resistor is housing connected to ground.

Applications


- * Ear thermometers; clinic thermometers
- * Infrared thermometers
- * Consumer applications: hair dryer, micro-wave oven, air conditioner, refrigerator
- * Continuous temperature control of manufacturing
- * Security system
- * Radiation monitor switch system
- * Absorbing measurement for gas analysis
- * Thermoelectric converter
- * Heat flux flowmeter

Electrical Characteristics

Parameter	Condition	Min.	Typ.	Max.	Unit
Thermopile					
Number of thermojunctions		---	116	---	
Chip size		---	1740*1740	---	μm^2
Active region size	Interference layer	---	Diameter 545	---	μm
Thickness of substrate	Silicon-substrate	600	625	650	μm
Resistance of thermopile	25 °C	50	65	80	KOhm
Sensitivity	With 5-14 μm filter	70	85	100	V/W
Detecctivity		$1.0 \cdot 10^8$	$1.3 \cdot 10^8$	$1.7 \cdot 10^8$	$\text{cm} \cdot \text{Hz}^{1/2} / \text{W}$
Time constant		---	16	---	ms
Noise voltage		28	32	36	$\text{nV}/\text{Hz}^{1/2}$
NEP		0.28	0.36	0.48	$\text{nW}/\text{Hz}^{1/2}$
Temperature range	Operation	-20	---	100	°C
Temperature reference resistor					
Resistance (1)	25□	29.1	30.0	30.9	KOhm
Resistance (1)	25□	97	100	103	KOhm
β value (1)	0°C/25□	3773	3811	3849	K
β value (2)	0°C/25□	3950	3970	3990	K


Measured at 1 Hz chopper frequency, within spectral range 5-14 μm , using a blackbody radiator of 500K temperature.

Note : Thermistor should be operated under 1 mA.




Pin assignment & description

- 2 thermistor pin
- 4 thermistor pin (GND)
- 1 thermopile output pin (+)
- 3 thermopile output pin (-)



BACKSIDE VIEW





SIDE VIEW

Order information : TP337 x

- x : A : Standard filter (5-14 μm), window size=2.57 mm (diameter).
- B : Silicon filter with flat band transmission, window size=2.57 mm (diameter).
- E : Standard filter (5-14 μm), window size=3.80 mm (diameter).
- F : Silicon filter with flat band transmission, window size=3.80 mm (diameter).

TP337A




Overview

The ATmega8535 is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing instructions in a single clock cycle, the ATmega8535 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

Block Diagram

Figure 2. Block Diagram



The AVR core combines a rich instruction set with 32 general purpose working registers. All 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The ATmega8535 provides the following features: 8K bytes of In-System Programmable Flash with Read-While-Write capabilities, 512 bytes EEPROM, 512 bytes SRAM, 32 general purpose I/O lines, 32 general purpose working registers, three flexible Timer/Counters with compare modes, internal and external interrupts, a serial programmable USART, a byte oriented Two-wire Serial Interface, an 8-channel, 10-bit ADC with optional differential input stage with programmable gain in TQFP package, a programmable Watchdog Timer with Internal Oscillator, an SPI serial port, and six software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, Timer/Counters, SPI port, and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next interrupt or Hardware Reset. In Power-save mode, the asynchronous timer continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping. The ADC Noise Reduction mode stops the CPU and all I/O modules except asynchronous timer and ADC, to minimize switching noise during ADC conversions. In Standby mode, the crystal/resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low-power consumption. In Extended Standby mode, both the main Oscillator and the asynchronous timer continue to run.

The device is manufactured using Atmel's high density nonvolatile memory technology. The On-chip ISP Flash allows the program memory to be reprogrammed In-System through an SPI serial interface, by a conventional nonvolatile memory programmer, or by an On-chip Boot program running on the AVR core. The boot program can use any interface to download the application program in the Application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATmega8535 is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications.

The ATmega8535 AVR is supported with a full suite of program and system development tools including: C compilers, macro assemblers, program debugger/simulators, In-Circuit Emulators, and evaluation kits.

AT90S8535 Compatibility

The ATmega8535 provides all the features of the AT90S8535. In addition, several new features are added. The ATmega8535 is backward compatible with AT90S8535 in most cases. However, some incompatibilities between the two microcontrollers exist. To solve this problem, an AT90S8535 compatibility mode can be selected by programming the S8535C fuse. ATmega8535 is pin compatible with AT90S8535, and can replace the AT90S8535 on current Printed Circuit Boards. However, the location of fuse bits and the electrical characteristics differs between the two devices.

AT90S8535 Compatibility Mode

Programming the S8535C fuse will change the following functionality:

- The timed sequence for changing the Watchdog Time-out period is disabled. See "Timed Sequences for Changing the Configuration of the Watchdog Timer" on page 43 for details.
- The double buffering of the USART Receive Register is disabled. See "AVR USART vs. AVR UART – Compatibility" on page 143 for details.

Pin Descriptions	
V_{CC}	Digital supply voltage.
GND	Ground.
Port A (PA7..PA0)	<p>Port A serves as the analog inputs to the A/D Converter.</p> <p>Port A also serves as an 8-bit bi-directional I/O port, if the A/D Converter is not used. Port pins can provide internal pull-up resistors (selected for each bit). The Port A output buffers have symmetrical drive characteristics with both high sink and source capability. When pins PA0 to PA7 are used as inputs and are externally pulled low, they will source current if the internal pull-up resistors are activated. The Port A pins are tri-stated when a reset condition becomes active, even if the clock is not running.</p>
Port B (PB7..PB0)	<p>Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.</p> <p>Port B also serves the functions of various special features of the ATmega8535 as listed on page 58.</p>
Port C (PC7..PC0)	<p>Port C is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port C output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running.</p>
Port D (PD7..PD0)	<p>Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.</p> <p>Port D also serves the functions of various special features of the ATmega8535 as listed on page 62.</p>
RESET	<p>Reset input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running. The minimum pulse length is given in Table 15 on page 35. Shorter pulses are not guaranteed to generate a reset.</p>
XTAL1	Input to the inverting Oscillator amplifier and input to the internal clock operating circuit.
XTAL2	Output from the inverting Oscillator amplifier.
AVCC	AVCC is the supply voltage pin for Port A and the A/D Converter. It should be externally connected to V _{CC} , even if the ADC is not used. If the ADC is used, it should be connected to V _{CC} through a low-pass filter.
AREF	AREF is the analog reference pin for the A/D Converter.

About Code Examples

This documentation contains simple code examples that briefly show how to use various parts of the device. These code examples assume that the part specific header file is included before compilation. Be aware that not all C compiler vendors include bit definitions in the header files and interrupt handling in C is compiler dependent. Please confirm with the C Compiler documentation for more details.


AVR CPU Core

Introduction

This section discusses the AVR core architecture in general. The main function of the CPU core is to ensure correct program execution. The CPU must therefore be able to access memories, perform calculations, control peripherals, and handle interrupts.

Architectural Overview

Figure 3. Block Diagram of the AVR MCU Architecture



In order to maximize performance and parallelism, the AVR uses a Harvard architecture – with separate memories and buses for program and data. Instructions in the program memory are executed with a single level pipelining. While one instruction is being executed, the next instruction is pre-fetched from the program memory. This concept

enables instructions to be executed in every clock cycle. The program memory is In-System Re-Programmable Flash memory.

The fast-access Register File contains 32 x 8-bit general purpose working registers with a single clock cycle access time. This allows single-cycle Arithmetic Logic Unit (ALU) operation. In a typical ALU operation, two operands are output from the Register File, the operation is executed, and the result is stored back in the Register File – in one clock cycle.

Six of the 32 registers can be used as three 16-bit indirect address register pointers for Data Space addressing – enabling efficient address calculations. One of these address pointers can also be used as an address pointer for look up tables in Flash program memory. These added function registers are the 16-bit X-, Y-, and Z-registers, described later in this section.

The ALU supports arithmetic and logic operations between registers or between a constant and a register. Single register operations can also be executed in the ALU. After an arithmetic operation, the Status Register is updated to reflect information about the result of the operation.

Program flow is provided by conditional and unconditional jump and call instructions, able to directly address the whole address space. Most AVR instructions have a single 16-bit word format. Every program memory address contains a 16- or 32-bit instruction.

Program Flash memory space is divided in two sections, the Boot Program section and the Application Program section. Both sections have dedicated Lock bits for write and read/write protection. The SPM instruction that writes into the Application Flash memory section must reside in the Boot Program section.

During interrupts and subroutine calls, the return address Program Counter (PC) is stored on the Stack. The Stack is effectively allocated in the general data SRAM, and consequently the Stack size is only limited by the total SRAM size and the usage of the SRAM. All user programs must initialize the SP in the reset routine (before subroutines or interrupts are executed). The Stack Pointer SP is read/write accessible in the I/O space. The data SRAM can easily be accessed through the five different addressing modes supported in the AVR architecture.

The memory spaces in the AVR architecture are all linear and regular memory maps.

A flexible interrupt module has its control registers in the I/O space with an additional Global Interrupt Enable bit in the Status Register. All interrupts have a separate Interrupt Vector in the Interrupt Vector table. The interrupts have priority in accordance with their Interrupt Vector position. The lower the Interrupt Vector address, the higher the priority.

The I/O memory space contains 64 addresses for CPU peripheral functions as Control Registers, SPI, and other I/O functions. The I/O Memory can be accessed directly, or as the Data Space locations following those of the Register File, 0x20 - 0x5F.

ALU – Arithmetic Logic Unit


The high-performance AVR ALU operates in direct connection with all the 32 general purpose working registers. Within a single clock cycle, arithmetic operations between general purpose registers or between a register and an immediate are executed. The ALU operations are divided into three main categories – arithmetic, logical, and bit-functions. Some implementations of the architecture also provide a powerful multiplier supporting both signed/unsigned multiplication and fractional format. See the "Instruction Set" section for a detailed description.

Asynchronous Timer Clock – clk_{ASY}	The Asynchronous Timer clock allows the Asynchronous Timer/Counter to be clocked directly from an external 32 kHz clock crystal. The dedicated clock domain allows using this Timer/Counter as a real-time counter even when the device is in sleep mode.																						
ADC Clock – clk_{ADC}	The ADC is provided with a dedicated clock domain. This allows halting the CPU and I/O clocks in order to reduce noise generated by digital circuitry. This gives more accurate ADC conversion results.																						
Clock Sources	The device has the following clock source options, selectable by Flash Fuse bits as shown below. The clock from the selected source is input to the AVR clock generator, and routed to the appropriate modules.																						
Table 2. Device Clocking Options Select⁽¹⁾																							
<table border="1"> <thead> <tr> <th>Device Clocking Option</th> <th>CKSEL3.0</th> </tr> </thead> <tbody> <tr> <td>External Crystal/Ceramic Resonator</td> <td>1111 - 1010</td> </tr> <tr> <td>External Low-frequency Crystal</td> <td>1001</td> </tr> <tr> <td>External RC Oscillator</td> <td>1000 - 0101</td> </tr> <tr> <td>Calibrated Internal RC Oscillator</td> <td>0100 - 0001</td> </tr> <tr> <td>External Clock</td> <td>0000</td> </tr> </tbody> </table>	Device Clocking Option	CKSEL3.0	External Crystal/Ceramic Resonator	1111 - 1010	External Low-frequency Crystal	1001	External RC Oscillator	1000 - 0101	Calibrated Internal RC Oscillator	0100 - 0001	External Clock	0000	<table border="1"> <tbody> <tr> <td>External Crystal/Ceramic Resonator</td> <td>1111 - 1010</td> </tr> <tr> <td>External Low-frequency Crystal</td> <td>1001</td> </tr> <tr> <td>External RC Oscillator</td> <td>1000 - 0101</td> </tr> <tr> <td>Calibrated Internal RC Oscillator</td> <td>0100 - 0001</td> </tr> <tr> <td>External Clock</td> <td>0000</td> </tr> </tbody> </table>	External Crystal/Ceramic Resonator	1111 - 1010	External Low-frequency Crystal	1001	External RC Oscillator	1000 - 0101	Calibrated Internal RC Oscillator	0100 - 0001	External Clock	0000
Device Clocking Option	CKSEL3.0																						
External Crystal/Ceramic Resonator	1111 - 1010																						
External Low-frequency Crystal	1001																						
External RC Oscillator	1000 - 0101																						
Calibrated Internal RC Oscillator	0100 - 0001																						
External Clock	0000																						
External Crystal/Ceramic Resonator	1111 - 1010																						
External Low-frequency Crystal	1001																						
External RC Oscillator	1000 - 0101																						
Calibrated Internal RC Oscillator	0100 - 0001																						
External Clock	0000																						
Note: 1. For all fuses '1' means unprogrammed while '0' means programmed.																							
The various choices for each clocking option is given in the following sections. When the CPU wakes up from Power-down or Power-save, the selected clock source is used to time the start-up, ensuring stable Oscillator operation before instruction execution starts. When the CPU starts from Reset, there is as an additional delay allowing the power to reach a stable level before commencing normal operation. The Watchdog Oscillator is used for timing this real-time part of the start-up time. The number of WDT Oscillator cycles used for each time-out is shown in Table 3. The frequency of the Watchdog Oscillator is voltage dependent as shown in "ATmega8535 Typical Characteristics – Preliminary Data" on page 263.																							
Table 3. Number of Watchdog Oscillator Cycles																							
<table border="1"> <thead> <tr> <th>Typ Time-out ($V_{CC} = 5.0V$)</th> <th>Typ Time-out ($V_{CC} = 3.0V$)</th> <th>Number of Cycles</th> </tr> </thead> <tbody> <tr> <td>4.1 ms</td> <td>4.3 ms</td> <td>4K (4,096)</td> </tr> <tr> <td>65 ms</td> <td>69 ms</td> <td>64K (65,536)</td> </tr> </tbody> </table>	Typ Time-out ($V_{CC} = 5.0V$)	Typ Time-out ($V_{CC} = 3.0V$)	Number of Cycles	4.1 ms	4.3 ms	4K (4,096)	65 ms	69 ms	64K (65,536)	<table border="1"> <tbody> <tr> <td>Typ Time-out ($V_{CC} = 5.0V$)</td> <td>Typ Time-out ($V_{CC} = 3.0V$)</td> <td>Number of Cycles</td> </tr> <tr> <td>4.1 ms</td> <td>4.3 ms</td> <td>4K (4,096)</td> </tr> <tr> <td>65 ms</td> <td>69 ms</td> <td>64K (65,536)</td> </tr> </tbody> </table>	Typ Time-out ($V_{CC} = 5.0V$)	Typ Time-out ($V_{CC} = 3.0V$)	Number of Cycles	4.1 ms	4.3 ms	4K (4,096)	65 ms	69 ms	64K (65,536)				
Typ Time-out ($V_{CC} = 5.0V$)	Typ Time-out ($V_{CC} = 3.0V$)	Number of Cycles																					
4.1 ms	4.3 ms	4K (4,096)																					
65 ms	69 ms	64K (65,536)																					
Typ Time-out ($V_{CC} = 5.0V$)	Typ Time-out ($V_{CC} = 3.0V$)	Number of Cycles																					
4.1 ms	4.3 ms	4K (4,096)																					
65 ms	69 ms	64K (65,536)																					
Default Clock Source	The device is shipped with CKSEL = '0001' and SUT = "10". The default clock source setting is therefore the Internal RC Oscillator with longest startup time. This default setting ensures that all users can make their desired clock source setting using an In-System or Parallel Programmer.																						
Crystal Oscillator	XTAL1 and XTAL2 are input and output, respectively, of an inverting amplifier which can be configured for use as an On-chip Oscillator, as shown in Figure 12. Either a quartz crystal or a ceramic resonator may be used. The CKOPT Fuse selects between two different oscillator amplifier modes. When CKOPT is programmed, the Oscillator output will oscillate with a full rail-to-rail swing on the output. This mode is suitable when operating in a very noisy environment or when the output from XTAL2 drives a second clock buffer. This mode has a wide frequency range. When CKOPT is unprogrammed, the Oscillator has a smaller output swing. This reduces power consumption considerably.																						

This mode has a limited frequency range and it can not be used to drive other clock buffers.

For resonators, the maximum frequency is 8 MHz with CKOPT unprogrammed and 16 MHz with CKOPT programmed. C1 and C2 should always be equal for both crystals and resonators. The optimal value of the capacitors depends on the crystal or resonator in use, the amount of stray capacitance, and the electromagnetic noise of the environment. Some initial guidelines for choosing capacitors for use with crystals are given in Table 4. For ceramic resonators, the capacitor values given by the manufacturer should be used.

Figure 12. Crystal Oscillator Connections



The Oscillator can operate in three different modes, each optimized for a specific frequency range. The operating mode is selected by the fuses CKSEL3..1 as shown in Table 4.

Table 4. Crystal Oscillator Operating Modes

CKOPT	CKSEL3..1	Frequency Range ⁽¹⁾ (MHz)	Recommended Range for Capacitors C1 and C2 for Use with Crystals (pF)
1	101 ⁽²⁾	0.4 - 0.9	-
1	110	0.9 - 3.0	12 - 22
1	111	3.0 - 8.0	12 - 22
0	101, 110, 111	1.0 - 16.0	12 - 22

- Notes: 1. The frequency ranges are preliminary values.
 2. This option should not be used with crystals, only with ceramic resonators.

Analog-to-Digital Converter

Features

- 10-bit Resolution
- 0.5 LSB Integral Non-linearity
- ± 2 LSB Absolute Accuracy
- 65 - 260 μ s Conversion Time
- Up to 15 kSPS at Maximum Resolution
- 8 Multiplexed Single Ended Input Channels
- 7 Differential Input Channels
- 2 Differential Input Channels with Optional Gain of 10x and 200x⁽¹⁾
- Optional Left Adjustment for ADC Result Readout
- 0 - V_{CC} ADC Input Voltage Range
- Selectable 2.56V ADC Reference Voltage
- Free Running or Single Conversion Mode
- ADC Start Conversion by Auto Triggering on Interrupt Sources
- Interrupt on ADC Conversion Complete
- Sleep Mode Noise Canceler

Note: 1. The differential input channel are not tested for devices in PDIP and PLCC Package. This feature is only guaranteed to work for devices in TQFP and MLF Packages.


The ATmega8535 features a 10-bit successive approximation ADC. The ADC is connected to an 8-channel Analog Multiplexer which allows eight single-ended voltage inputs constructed from the pins of Port A. The single-ended voltage inputs refer to 0V (GND).

The device also supports 16 differential voltage input combinations. Two of the differential inputs (ADC1, ADC0 and ADC3, ADC2) are equipped with a programmable gain stage, providing amplification steps of 0 dB (1x), 20 dB (10x), or 46 dB (200x) on the differential input voltage before the A/D conversion. Seven differential analog input channels share a common negative terminal (ADC1), while any other ADC input can be selected as the positive input terminal. If 1x or 10x gain is used, 8-bit resolution can be expected. If 200x gain is used, 7-bit resolution can be expected.

The ADC contains a Sample and Hold circuit which ensures that the input voltage to the ADC is held at a constant level during conversion. A block diagram of the ADC is shown in Figure 98.

The ADC has a separate analog supply voltage pin, AVCC. AVCC must not differ more than ± 0.3 V from V_{CC} . See the paragraph "ADC Noise Canceler" on page 211 on how to connect this pin.

Internal reference voltages of nominally 2.56V or AVCC are provided On-chip. The voltage reference may be externally decoupled at the AREF pin by a capacitor for better noise performance.



Operation

The ADC converts an analog input voltage to a 10-bit digital value through successive approximation. The minimum value represents GND and the maximum value represents the voltage on the AREF pin minus 1 LSB. Optionally, AVCC or an internal 2.56V reference voltage may be connected to the AREF pin by writing to the REFSn bits in the ADMUX Register. The internal voltage reference may thus be decoupled by an external capacitor at the AREF pin to improve noise immunity.

The analog input channel and differential gain are selected by writing to the MUX bits in ADMUX. Any of the ADC input pins, as well as GND and a fixed bandgap voltage reference, can be selected as single ended inputs to the ADC. A selection of ADC input pins can be selected as positive and negative inputs to the differential gain amplifier.

If differential channels are selected, the differential gain stage amplifies the voltage difference between the selected input channel pair by the selected gain factor. This amplified value then becomes the analog input to the ADC. If single ended channels are used, the gain amplifier is bypassed altogether.

Table 82. ADC Conversion Time

Condition	Sample & Hold (Cycles from Start of Conversion)	Conversion Time (Cycles)
First conversion	14.5	25
Normal conversions, single ended	1.5	13
Auto Triggered conversions	2	13.5
Normal conversions, differential	1.5/2.5 ⁽¹⁾	13/14 ⁽¹⁾

Note: 1. Depending on the state of CK_{ADC2}.

Differential Gain Channels

When using differential gain channels, certain aspects of the conversion need to be taken into consideration.

Differential conversions are synchronized to the internal clock CK_{ADC2} equal to half the ADC clock. This synchronization is done automatically by the ADC interface in such a way that the sample-and-hold occurs at a specific phase of CK_{ADC2}. A conversion initiated by the user (i.e., all single conversions, and the first free running conversion) when CK_{ADC2} is low will take the same amount of time as a single ended conversion (13 ADC clock cycles from the next prescaled clock cycle). A conversion initiated by the user when CK_{ADC2} is high will take 14 ADC clock cycles due to the synchronization mechanism. In free running mode, a new conversion is initiated immediately after the previous conversion completes, and since CK_{ADC2} is high at this time, all automatically started (i.e., all but the first) free running conversions will take 14 ADC clock cycles.

The gain stage is optimized for a bandwidth of 4 kHz at all gain settings. Higher frequencies may be subjected to non-linear amplification. An external low-pass filter should be used if the input signal contains higher frequency components than the gain stage bandwidth. Note that the ADC clock frequency is independent of the gain stage bandwidth limitation. For example, the ADC clock period may be 6 μs, allowing a channel to be sampled at 12 kSPS, regardless of the bandwidth of this channel.

If differential gain channels are used and conversions are started by Auto Triggering, the ADC must be switched off between conversions. When Auto Triggering is used, the ADC prescaler is reset before the conversion is started. Since the gain stage is dependent of a stable ADC clock prior to the conversion, this conversion will not be valid. By disabling and then re-enabling the ADC between each conversion (writing ADEN in ADCSRA to '0' then to '1'), only extended conversions are performed. The result from the extended conversions will be valid. See "Prescaling and Conversion Timing" on page 206 for timing details.

Changing Channel or Reference Selection

The MUXn and REFS1:0 bits in the ADMUX Register are single buffered through a temporary register to which the CPU has random access. This ensures that the channels and reference selection only takes place at a safe point during the conversion. The channel and reference selection is continuously updated until a conversion is started. Once the conversion starts, the channel and reference selection is locked to ensure a sufficient sampling time for the ADC. Continuous updating resumes in the last ADC clock cycle before the conversion completes (ADIF in ADCSRA is set). Note that the conversion starts on the following rising ADC clock edge after ADSC is written. The user is thus advised not to write new channel or reference selection values to ADMUX until one ADC clock cycle after ADSC is written.

If Auto Triggering is used, the exact time of the triggering event can be indeterminable. Special care must be taken when updating the ADMUX Register, in order to control which conversion will be affected by the new settings.

Register Summary

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
0x3F (0x5F)	SREG	I	T	H	S	V	N	Z	C	8
0x3E (0x5E)	SPH	–	–	–	–	–	–	SP0	SP8	10
0x3D (0x5D)	SPL	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	10
0x3C (0x5C)	OCR0	Timer/Counter0 Output Compare Register								83
0x3B (0x5B)	GLCR	INT1	INT0	INT2	–	–	–	IVSEL	NCE	47, 67
0x3A (0x5A)	IFR	INTF1	INTF0	INTF2	–	–	–	–	–	68
0x39 (0x59)	TWSK	OCIE2	TOIE2	TICIE1	OCIE1A	OCIE1B	TOIE1	OCIE0	TOIE0	83, 113, 131
0x38 (0x58)	TIFR	OCF2	TOV2	ICF1	OCF1A	OCF1B	TOW1	OCF0	TOW0	84, 114, 132
0x37 (0x57)	SPMCR	SPMIE	RWWSB	–	RWWSFE	BLBSET	PGWRT	PGERS	SPMEN	225
0x36 (0x56)	TWCR	TWINT	TWEA	TWSTA	TWSTO	TWVC	TWEN	–	TWIE	178
0x35 (0x55)	MUCR	SM2	SE	SM1	SM0	ISC11	ISC10	ISC01	ISC00	30, 66
0x34 (0x54)	MUCSR	–	ISC2	–	–	WDRF	BORF	EXTRF	PCRF	38, 67
0x33 (0x53)	TCCR0	FOC0	WGM00	COM01	COM00	WGM01	CS02	CS01	CS00	81
0x32 (0x52)	TCNT0	Timer/Counter0 (8 Bits)								83
0x31 (0x51)	OSCAL	Oscillator Calibration Register								28
0x30 (0x50)	SFCSR	ADTS2	ADTS1	ADTS0	–	ADME	PUD	PSP2	PSP10	57, 86, 133, 200, 220
0x2F (0x4F)	TCCR1A	COM1A1	COM1A0	COM1B1	COM1B0	FOC1A	FOC1B	WGM11	WGM10	108
0x2E (0x4E)	TCCR1B	ICNC1	ICES1	–	WGM13	WGM12	CS12	CS11	CS10	111
0x2D (0x4D)	TCNT1H	Timer/Counter1 – Counter Register High Byte								112
0x2C (0x4C)	TCNT1L	Timer/Counter1 – Counter Register Low Byte								112
0x2B (0x4B)	OCR1AH	Timer/Counter1 – Output Compare Register A High Byte								112
0x2A (0x4A)	OCR1AL	Timer/Counter1 – Output Compare Register A Low Byte								112
0x29 (0x49)	OCR1BH	Timer/Counter1 – Output Compare Register B High Byte								112
0x28 (0x48)	OCR1BL	Timer/Counter1 – Output Compare Register B Low Byte								112
0x27 (0x47)	ICR1H	Timer/Counter1 – Input Capture Register High Byte								112
0x26 (0x46)	ICR1L	Timer/Counter1 – Input Capture Register Low Byte								112
0x25 (0x45)	TCCR2	FOC2	WGM20	COM21	COM20	WGM21	CS22	CS21	CS20	126
0x24 (0x44)	TCNT2	Timer/Counter2 (8 Bits)								128
0x23 (0x43)	OCR2	Timer/Counter2 Output Compare Register								129
0x22 (0x42)	ASFR	–	–	–	–	AS2	TCN2UB	OCR2UB	TCR2UB	129
0x21 (0x41)	WDTCR	–	–	–	WDCE	WDE	WDP2	WDP1	WDP0	40
0x20 ¹⁾ (0x40 ¹⁾)	UBRRH	URSEL	–	–	–	–	LBRR[1:8]			166
	UCSRC	URSEL	UMSEL	UPM1	UPM0	UBB8	UCSZ1	UCSZ0	UCPOL	164
0x1F (0x3F)	EEARH	–	–	–	–	–	–	–	EEAF8	17
0x1E (0x3E)	EEARL	EEPROM Address Register Low Byte								17
0x1D (0x3D)	EEDR	EEPROM Data Register								17
0x1C (0x3C)	EEDR	–	–	–	–	–	EEFIE	EEWE	EERE	17
0x1B (0x3B)	PORTA	PORTA7	PORTA6	PORTA5	PORTA4	PORTA3	PORTA2	PORTA1	PORTA0	64
0x1A (0x3A)	DDRA	DDA7	DDA6	DDA5	DDA4	DDA3	DDA2	DDA1	DDA0	64
0x19 (0x39)	PINA	PINA7	PINA6	PINA5	PINA4	PINA3	PINA2	PINA1	PINA0	64
0x18 (0x38)	PORTB	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	64
0x17 (0x37)	DDRB	ddb7	ddb6	ddb5	ddb4	ddb3	ddb2	ddb1	ddb0	64
0x16 (0x36)	PINB	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINB0	65
0x15 (0x35)	PORTC	PORTC7	PORTC6	PORTC5	PORTC4	PORTC3	PORTC2	PORTC1	PORTC0	65
0x14 (0x34)	DDRC	DDC7	DDC6	DDC5	DDC4	DDC3	DDC2	DDC1	DDC0	65
0x13 (0x33)	PINC	PINC7	PINC6	PINC5	PINC4	PINC3	PINC2	PINC1	PINC0	65
0x12 (0x32)	PORTD	PORTD7	PORTD6	PORTD5	PORTD4	PORTD3	PORTD2	PORTD1	PORTD0	65
0x11 (0x31)	DDRD	DDD7	DDD6	DDD5	DDD4	DDD3	DDD2	DDD1	DDD0	65
0x10 (0x30)	PIND	PIND7	PIND6	PIND5	PIND4	PIND3	PIND2	PIND1	PIND0	65
0x0F (0x2F)	SPDR	SPI Data Register								140
0x0E (0x2E)	SPSR	SPIF	WCOL	–	–	–	–	–	SPI2X	140
0x0D (0x2D)	SPCR	SPIE	SPE	DDRD	MSTR	CPOL	CPHA	SFRF	SPP0	138
0x0C (0x2C)	UDR	USART I/O Data Register								161
0x0B (0x2B)	UCSRA	RXC	TXC	UDRE	FE	DOR	FE	L8X	MPCM	162
0x0A (0x2A)	UCSRB	RXCIE	TXCIE	UDRIE	RXEN	TXEN	UCSZ2	RXB8	TXB8	163
0x09 (0x29)	UBRRL	USART Baud Rate Register Low Byte								166
0x08 (0x28)	ACSR	ACD	ACBG	ACD	ACI	ACIE	ACIC	ACIS1	ACIS0	200
0x07 (0x27)	ADMUX	REFS1	REFS0	ADLAR	MUX4	MUX3	MUX2	MUX1	MUX0	216
0x06 (0x26)	ADCSRA	ADEN	ADSC	ADATE	ADIF	ADIE	ADPS2	ADPS1	ADPS0	218
0x05 (0x25)	ADCH	ADC Data Register High Byte								219
0x04 (0x24)	ADCL	ADC Data Register Low Byte								219
0x03 (0x23)	TWDR	Two-wire Serial Interface Data Register								180
0x02 (0x22)	TWAR	TWA6	TWA5	TWA4	TWA3	TWA2	TWA1	TWA0	TWGCE	180
0x01 (0x21)	TWSR	TWS6	TWS5	TWS5	TWS4	TWS3	–	TWS1	TWS0	180
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
0x00 (0x20)	TWBR	Two-wire Serial Interface Bit Rate Register								178

- Notes:
1. Refer to the USART description for details on how to access UBRRH and UCSRC.
 2. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.
 3. Some of the status flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O Register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers 0x00 to 0x1F only.

Instruction Set Summary

Mnemonics	Operands	Description	Operation	Flags	#Clocks
ARITHMETIC AND LOGIC INSTRUCTIONS					
ADD	Rd, Rr	Add two Registers	$Rd \leftarrow Rd + Rr$	Z,C,N,V,H	1
ADC	Rd, Rr	Add with Carry two Registers	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H	1
ADW	Rd, K	Add Immediate to Word	$Rd \leftarrow Rd + K$	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract two Registers	$Rd \leftarrow Rd - Rr$	Z,C,N,V,H	1
SUBI	Rd, K	Subtract Constant from Register	$Rd \leftarrow Rd - K$	Z,C,N,V,H	1
SBC	Rd, Rr	Subtract with Carry two Registers	$Rd \leftarrow Rd - Rr - C$	Z,C,N,V,H	1
SBCI	Rd, K	Subtract with Carry Constant from Reg.	$Rd \leftarrow Rd - K - C$	Z,C,N,V,H	1
SBW	Rd, K	Subtract Immediate from Word	$Rd \leftarrow Rd - K$	Z,C,N,V,S	2
AND	Rd, Rr	Logical AND Registers	$Rd \leftarrow Rd \wedge Rr$	Z,N,V	1
ANDI	Rd, K	Logical AND Register and Constant	$Rd \leftarrow Rd \wedge K$	Z,N,V	1
OR	Rd, Rr	Logical OR Registers	$Rd \leftarrow Rd \vee Rr$	Z,N,V	1
ORI	Rd, K	Logical OR Register and Constant	$Rd \leftarrow Rd \vee K$	Z,N,V	1
EOR	Rd, Rr	Exclusive OR Registers	$Rd \leftarrow Rd \oplus Rr$	Z,N,V	1
COM	Rd	One's Complement	$Rd \leftarrow \sim Rd$	Z,C,N,V	1
NEG	Rd	Two's Complement	$Rd \leftarrow \sim Rd + 1$	Z,C,N,V,H	1
SBR	Rd, K	Set Bit(s) in Register	$Rd \leftarrow Rd \vee K$	Z,N,V	1
CBR	Rd, K	Clear Bit(s) in Register	$Rd \leftarrow Rd \wedge (\sim K)$	Z,N,V	1
INC	Rd	Increment	$Rd \leftarrow Rd + 1$	Z,N,V	1
DEC	Rd	Decrement	$Rd \leftarrow Rd - 1$	Z,N,V	1
TST	Rd	Test for Zero or Minus	$Rd \leftarrow Rd \wedge Rd$	Z,N,V	1
CLR	Rd	Clear Register	$Rd \leftarrow Rd \wedge Rd$	Z,N,V	1
SER	Rd	Set Register	$Rd \leftarrow \sim Rd$	None	1
MUL	Rd, Rr	Multiply Unsigned	$R1:R0 \leftarrow Rd \times Rr$	Z,C	2
MULS	Rd, Rr	Multiply Signed	$R1:R0 \leftarrow Rd \times Rr$	Z,C	2
MULSU	Rd, Rr	Multiply Signed with Unsigned	$R1:R0 \leftarrow Rd \times Rr$	Z,C	2
FMUL	Rd, Rr	Fractional Multiply Unsigned	$R1:R0 \leftarrow (Rd \times Rr) \ll 1$	Z,C	2
FMULS	Rd, Rr	Fractional Multiply Signed	$R1:R0 \leftarrow (Rd \times Rr) \ll 1$	Z,C	2
FMULSU	Rd, Rr	Fractional Multiply Signed with Unsigned	$R1:R0 \leftarrow (Rd \times Rr) \ll 1$	Z,C	2
BRANCH INSTRUCTIONS					
RJMP	k	Relative Jump	$PC \leftarrow PC + k + 1$	None	2
IJMP		Indirect Jump to (Z)	$PC \leftarrow Z$	None	2
RJCALL	k	Relative Subroutine Call	$PC \leftarrow PC + k + 1$	None	3
IJCALL		Indirect Call to (Z)	$PC \leftarrow Z$	None	3
RET		Subroutine Return	$PC \leftarrow STACK$	None	4
RETI		Interrupt Return	$PC \leftarrow STACK$	I	4
CPSE	Rd, Rr	Compare, Skip if Equal	$\text{if } (Rd = Rr) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
CP	Rd, Rr	Compare	$Rd - Rr$	Z, N, V, C, H	1
CPC	Rd, Rr	Compare with Carry	$Rd - Rr - C$	Z, N, V, C, H	1
CPI	Rd, K	Compare Register with Immediate	$Rd - K$	Z, N, V, C, H	1
SBRC	Rr, b	Skip if Bit in Register Cleared	$\text{if } (Rr[b]=0) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
SBRS	Rr, b	Skip if Bit in Register is Set	$\text{if } (Rr[b]=1) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
SBIC	P, b	Skip if Bit in IO Register Cleared	$\text{if } (P[b]=0) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
SBIS	P, b	Skip if Bit in IO Register is Set	$\text{if } (P[b]=1) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
BRBS	s, k	Branch if Status Flag Set	$\text{if } (SREG[s]=1) PC \leftarrow PC + k + 1$	None	1/2
BRBC	s, k	Branch if Status Flag Cleared	$\text{if } (SREG[s]=0) PC \leftarrow PC + k + 1$	None	1/2
BREQ	k	Branch if Equal	$\text{if } (Z = 1) PC \leftarrow PC + k + 1$	None	1/2
BRNE	k	Branch if Not Equal	$\text{if } (Z = 0) PC \leftarrow PC + k + 1$	None	1/2
BRCS	k	Branch if Carry Set	$\text{if } (C = 1) PC \leftarrow PC + k + 1$	None	1/2
BRCC	k	Branch if Carry Cleared	$\text{if } (C = 0) PC \leftarrow PC + k + 1$	None	1/2
BRSH	k	Branch if Same or Higher	$\text{if } (C = 0) PC \leftarrow PC + k + 1$	None	1/2
BRLO	k	Branch if Lower	$\text{if } (C = 1) PC \leftarrow PC + k + 1$	None	1/2
BRMI	k	Branch if Minus	$\text{if } (N = 1) PC \leftarrow PC + k + 1$	None	1/2
BRPL	k	Branch if Plus	$\text{if } (N = 0) PC \leftarrow PC + k + 1$	None	1/2
BRGE	k	Branch if Greater or Equal, Signed	$\text{if } (N \oplus V = 0) PC \leftarrow PC + k + 1$	None	1/2
BRLT	k	Branch if Less Than Zero, Signed	$\text{if } (N \oplus V = 1) PC \leftarrow PC + k + 1$	None	1/2
BRHS	k	Branch if Half Carry Flag Set	$\text{if } (H = 1) PC \leftarrow PC + k + 1$	None	1/2
BRHC	k	Branch if Half Carry Flag Cleared	$\text{if } (H = 0) PC \leftarrow PC + k + 1$	None	1/2
BRTS	k	Branch if T Flag Set	$\text{if } (T = 1) PC \leftarrow PC + k + 1$	None	1/2
BRTC	k	Branch if T Flag Cleared	$\text{if } (T = 0) PC \leftarrow PC + k + 1$	None	1/2
BRVS	k	Branch if Overflow Flag is Set	$\text{if } (V = 1) PC \leftarrow PC + k + 1$	None	1/2
BRVC	k	Branch if Overflow Flag is Cleared	$\text{if } (V = 0) PC \leftarrow PC + k + 1$	None	1/2
BRIE	k	Branch if Interrupt Enabled	$\text{if } (I = 1) PC \leftarrow PC + k + 1$	None	1/2
BRID	k	Branch if Interrupt Disabled	$\text{if } (I = 0) PC \leftarrow PC + k + 1$	None	1/2
DATA TRANSFER INSTRUCTIONS					

Mnemonics	Operands	Description	Operation	Flags	#Clocks
MOV	Rd, Rr	Move Between Registers	$Rd \leftarrow Rr$	None	1
MOVW	Rd, Rr	Copy Register Word	$Rd \leftarrow Rr \leftarrow Rr + 1; Rr$	None	1
LDI	Rd, K	Load Immediate	$Rd \leftarrow K$	None	1
LD	Rd, X	Load Indirect	$Rd \leftarrow (X)$	None	2
LD	Rd, X+	Load Indirect and Post-Inc.	$Rd \leftarrow (X); X \leftarrow X + 1$	None	2
LD	Rd, -X	Load Indirect and Pre-Dec.	$X \leftarrow X - 1; Rd \leftarrow (X)$	None	2
LD	Rd, Y	Load Indirect	$Rd \leftarrow (Y)$	None	2
LD	Rd, Y+	Load Indirect and Post-Inc.	$Rd \leftarrow (Y); Y \leftarrow Y + 1$	None	2
LD	Rd, -Y	Load Indirect and Pre-Dec.	$Y \leftarrow Y - 1; Rd \leftarrow (Y)$	None	2
LDD	Rd, Y+q	Load Indirect with Displacement	$Rd \leftarrow (Y + q)$	None	2
LD	Rd, Z	Load Indirect	$Rd \leftarrow (Z)$	None	2
LD	Rd, Z+	Load Indirect and Post-Inc.	$Rd \leftarrow (Z); Z \leftarrow Z + 1$	None	2
LD	Rd, -Z	Load Indirect and Pre-Dec.	$Z \leftarrow Z - 1; Rd \leftarrow (Z)$	None	2
LDD	Rd, Z+q	Load Indirect with Displacement	$Rd \leftarrow (Z + q)$	None	2
LDS	Rd, k	Load Direct from SRAM	$Rd \leftarrow (k)$	None	2
ST	X, Rr	Store Indirect	$(X) \leftarrow Rr$	None	2
ST	X+, Rr	Store Indirect and Post-Inc.	$(X) \leftarrow Rr; X \leftarrow X + 1$	None	2
ST	-X, Rr	Store Indirect and Pre-Dec.	$X \leftarrow X - 1; (X) \leftarrow Rr$	None	2
ST	Y, Rr	Store Indirect	$(Y) \leftarrow Rr$	None	2
ST	Y+, Rr	Store Indirect and Post-Inc.	$(Y) \leftarrow Rr; Y \leftarrow Y + 1$	None	2
ST	-Y, Rr	Store Indirect and Pre-Dec.	$Y \leftarrow Y - 1; (Y) \leftarrow Rr$	None	2
STD	Y+q, Rr	Store Indirect with Displacement	$(Y + q) \leftarrow Rr$	None	2
ST	Z, Rr	Store Indirect	$(Z) \leftarrow Rr$	None	2
ST	Z+, Rr	Store Indirect and Post-Inc.	$(Z) \leftarrow Rr; Z \leftarrow Z + 1$	None	2
ST	-Z, Rr	Store Indirect and Pre-Dec.	$Z \leftarrow Z - 1; (Z) \leftarrow Rr$	None	2
STD	Z+q, Rr	Store Indirect with Displacement	$(Z + q) \leftarrow Rr$	None	2
STS	k, Rr	Store Direct to SRAM	$(k) \leftarrow Rr$	None	2
LPM		Load Program Memory	$R0 \leftarrow (Z)$	None	3
LPM	Rd, Z	Load Program Memory	$Rd \leftarrow (Z)$	None	3
LPM	Rd, Z+	Load Program Memory and Post-Inc	$Rd \leftarrow (Z); Z \leftarrow Z + 1$	None	3
SFM		Store Program Memory	$(Z) \leftarrow R1; R0$	None	-
IN	Rd, P	In Port	$Rd \leftarrow P$	None	1
OUT	P, Rr	Out Port	$P \leftarrow Rr$	None	1
PUSH	Rr	Push Register on Stack	$STACK \leftarrow Rr$	None	2
POP	Rd	Pop Register from Stack	$Rd \leftarrow STACK$	None	2
BIT AND BIT-TEST INSTRUCTIONS					
SBI	P, b	Set Bit in I/O Register	$I/O(P, b) \leftarrow 1$	None	2
CBI	P, b	Clear Bit in I/O Register	$I/O(P, b) \leftarrow 0$	None	2
LSL	Rd	Logical Shift Left	$Rd(n+1) \leftarrow Rd(n); Rd(0) \leftarrow 0$	Z, C, N, V	1
LSR	Rd	Logical Shift Right	$Rd(n) \leftarrow Rd(n+1); Rd(7) \leftarrow 0$	Z, C, N, V	1
RCL	Rd	Rotate Left Through Carry	$Rd(0) \leftarrow C; Rd(n+1) \leftarrow Rd(n); C \leftarrow Rd(7)$	Z, C, N, V	1
ROR	Rd	Rotate Right Through Carry	$Rd(7) \leftarrow C; Rd(n) \leftarrow Rd(n+1); C \leftarrow Rd(0)$	Z, C, N, V	1
ASR	Rd	Arithmetic Shift Right	$Rd(n) \leftarrow Rd(n-1); n=0..6$	Z, C, N, V	1
SWAP	Rd	Swap Nibbles	$Rd(3..0) \leftarrow Rd(7..4); Rd(7..4) \leftarrow Rd(3..0)$	None	1
BSET	s	Flag Set	$SREG(s) \leftarrow 1$	SREG(s)	1
BCLR	s	Flag Clear	$SREG(s) \leftarrow 0$	SREG(s)	1
BST	Rr, b	Bit Store from Register to T	$T \leftarrow Rr(b)$	T	1
BLD	Rd, b	Bit load from T to Register	$Rd(b) \leftarrow T$	None	1
SEC		Set Carry	$C \leftarrow 1$	C	1
CLC		Clear Carry	$C \leftarrow 0$	C	1
SEN		Set Negative Flag	$N \leftarrow 1$	N	1
CLN		Clear Negative Flag	$N \leftarrow 0$	N	1
SEZ		Set Zero Flag	$Z \leftarrow 1$	Z	1
CLZ		Clear Zero Flag	$Z \leftarrow 0$	Z	1
SEI		Global Interrupt Enable	$I \leftarrow 1$	I	1
CLI		Global Interrupt Disable	$I \leftarrow 0$	I	1
SES		Set Signed Test Flag	$S \leftarrow 1$	S	1
CLS		Clear Signed Test Flag	$S \leftarrow 0$	S	1
SEV		Set Two's Complement Overflow	$V \leftarrow 1$	V	1
CLV		Clear Two's Complement Overflow	$V \leftarrow 0$	V	1
SET		Set T in SREG	$T \leftarrow 1$	T	1
CLT		Clear T in SREG	$T \leftarrow 0$	T	1
SEH		Set Half Carry Flag in SREG	$H \leftarrow 1$	H	1
CLH		Clear Half Carry Flag in SREG	$H \leftarrow 0$	H	1
MCU CONTROL INSTRUCTIONS					
NOP		No Operation		None	1
Mnemonics					
SLEEP		Sleep	(see specific descr. for Sleep function)	None	1
WDR		Watchdog Reset	(see specific descr. for WDR/Timer)	None	1
BREAK		Break	For On-chip Debug Only	None	N/A




L7800 SERIES

POSITIVE VOLTAGE REGULATORS


- OUTPUT CURRENT UP TO 1.5 A
- OUTPUT VOLTAGES OF 5; 5.2; 6; 8; 8.5; 9; 12; 15; 18; 24V
- THERMAL OVERLOAD PROTECTION
- SHORT CIRCUIT PROTECTION
- OUTPUT TRANSITION SOA PROTECTION

DESCRIPTION

The L7800 series of three-terminal positive regulators is available in TO-220 ISOWATT220 TO-3 and D²PAK packages and several fixed output voltages, making it useful in a wide range of applications. These regulators can provide local on-card regulation, eliminating the distribution problems associated with single point regulation. Each type employs internal current limiting, thermal shut-down and safe area protection, making it essentially indestructible. If adequate heat sinking is provided, they can deliver over 1A output current. Although designed primarily as fixed voltage regulators, these devices can be used with external components to obtain adjustable voltages and currents.



BLOCK DIAGRAM




ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _i	DC Input Voltage (for V _O = 5 to 18V) (for V _O = 20, 24V)	35	V
		40	V
I _o	Output Current	Internally limited	
P _{tot}	Power Dissipation	Internally limited	
T _{op}	Operating Junction Temperature Range (for L7800) (for L7800C)	-55 to 150	°C
		0 to 150	°C
T _{stg}	Storage Temperature Range	-65 to 150	°C

THERMAL DATA

Symbol	Parameter	D ² PAK	TO-220	ISOWATT220	TO-3	Unit
R _{thj-case}	Thermal Resistance Junction-case Max	3	3	4	4	°C/W
R _{thj-amb}	Thermal Resistance Junction-ambient Max	62.5	50	60	35	°C/W

CONNECTION DIAGRAM AND ORDERING NUMBERS (top view)



Type	TO-220	D ² PAK (*)	ISOWATT220	TO-3	Output Voltage
L7805				L7805T	5V
L7805C	L7805CV	L7805CD2T	L7805CP	L7805CT	5V
L7852C	L7852CV	L7852CD2T	L7852CP	L7852CT	5.2V
L7806				L7806T	6V
L7806C	L7806CV	L7806CD2T	L7806CP	L7806CT	6V
L7808				L7808T	8V
L7808C	L7808CV	L7808CD2T	L7808CP	L7808CT	8V
L7885C	L7885CV	L7885CD2T	L7885CP	L7885CT	8.5V
L7809C	L7809CV	L7809CD2T	L7809CP	L7809CT	9V
L7812				L7812T	12V
L7812C	L7812CV	L7812CD2T	L7812CP	L7812CT	12V
L7815				L7815T	15V
L7815C	L7815CV	L7815CD2T	L7815CP	L7815CT	15V
L7818				L7818T	18V
L7818C	L7818CV	L7818CD2T	L7818CP	L7818CT	18V
L7820				L7820T	20V
L7820C	L7820CV	L7820CD2T	L7820CP	L7820CT	20V
L7824				L7824T	24V
L7824C	L7824CV	L7824CD2T	L7824CP	L7824CT	24V

(*) AVAILABLE IN TAPE AND REEL WITH "-TR" SUFFIX

TEST CIRCUITS

Figure 1 : DC Parameter




Figure 2 : Load Regulation.





Figure 3 : Ripple Rejection.



ELECTRICAL CHARACTERISTICS FOR L7805 (refer to the test circuits, $T_j = -55$ to 150 °C, $V_i = 10V$, $I_o = 500$ mA, $C_i = 0.33$ μ F, $C_o = 0.1$ μ F unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_o	Output Voltage	$T_j = 25$ °C	4.8	5	5.2	V
V_o	Output Voltage	$I_o = 5$ mA to 1 A $P_o \leq 15$ W $V_i = 8$ to 20 V	4.65	5	5.35	V
ΔV_o^*	Line Regulation	$V_i = 7$ to 25 V $T_j = 25$ °C $V_i = 8$ to 12 V $T_j = 25$ °C		3 1	50 25	mV mV
ΔV_o^*	Load Regulation	$I_o = 5$ to 1500 mA $T_j = 25$ °C $I_o = 250$ to 750 mA $T_j = 25$ °C			100 25	mV mV
I_d	Quiescent Current	$T_j = 25$ °C			6	mA
ΔI_d	Quiescent Current Change	$I_o = 5$ to 1000 mA			0.5	mA
ΔI_d	Quiescent Current Change	$V_i = 8$ to 25 V			0.8	mA
$\frac{\Delta V_o}{\Delta T}$	Output Voltage Drift	$I_o = 5$ mA		0.6		mV/°C
eN	Output Noise Voltage	B = 10Hz to 100KHz $T_j = 25$ °C			40	μ V/ V_o
SVR	Supply Voltage Rejection	$V_i = 8$ to 18 V $f = 120$ Hz	68			dB
V_d	Dropout Voltage	$I_o = 1$ A $T_j = 25$ °C		2	2.5	V
R_o	Output Resistance	$f = 1$ KHz		17		m Ω
I_{sc}	Short Circuit Current	$V_i = 35$ V $T_j = 25$ °C		0.75	1.2	A
I_{scp}	Short Circuit Peak Current	$T_j = 25$ °C	1.3	2.2	3.3	A

ELECTRICAL CHARACTERISTICS FOR L7812 (refer to the test circuits, $T_j = -55$ to 150 °C, $V_i = 19V$, $I_o = 500$ mA, $C_i = 0.33$ μ F, $C_o = 0.1$ μ F unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_o	Output Voltage	$T_j = 25$ °C	11.5	12	12.5	V
V_o	Output Voltage	$I_o = 5$ mA to 1 A $P_o \leq 15$ W $V_i = 15.5$ to 27 V	11.4	12	12.6	V
ΔV_o^*	Line Regulation	$V_i = 14.5$ to 30 V $T_j = 25$ °C $V_i = 16$ to 22 V $T_j = 25$ °C			120 60	mV mV
ΔV_o^*	Load Regulation	$I_o = 5$ to 1500 mA $T_j = 25$ °C $I_o = 250$ to 750 mA $T_j = 25$ °C			100 60	mV mV
I_d	Quiescent Current	$T_j = 25$ °C			6	mA
ΔI_d	Quiescent Current Change	$I_o = 5$ to 1000 mA			0.5	mA
ΔI_d	Quiescent Current Change	$V_i = 15$ to 30 V			0.8	mA
$\frac{\Delta V_o}{\Delta T}$	Output Voltage Drift	$I_o = 5$ mA		1.5		mV/°C
eN	Output Noise Voltage	B = 10Hz to 100KHz $T_j = 25$ °C			40	μ V/ V_o
SVR	Supply Voltage Rejection	$V_i = 15$ to 25 V $f = 120$ Hz	61			dB
V_d	Dropout Voltage	$I_o = 1$ A $T_j = 25$ °C		2	2.5	V
R_o	Output Resistance	$f = 1$ KHz		18		m Ω
I_{sc}	Short Circuit Current	$V_i = 35$ V $T_j = 25$ °C		0.75	1.2	A
I_{scp}	Short Circuit Peak Current	$T_j = 25$ °C	1.3	2.2	3.3	A

* Load and line regulation are specified at constant junction temperature. Changes in V_o due to heating effects must be taken into account separately. Pulse testing with low duty cycle is used.

Pin Descriptions	
V_{CC}	Digital supply voltage.
GND	Ground.
Port A (PA7..PA0)	<p>Port A serves as the analog inputs to the A/D Converter.</p> <p>Port A also serves as an 8-bit bi-directional I/O port, if the A/D Converter is not used. Port pins can provide internal pull-up resistors (selected for each bit). The Port A output buffers have symmetrical drive characteristics with both high sink and source capability. When pins PA0 to PA7 are used as inputs and are externally pulled low, they will source current if the internal pull-up resistors are activated. The Port A pins are tri-stated when a reset condition becomes active, even if the clock is not running.</p>
Port B (PB7..PB0)	<p>Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.</p> <p>Port B also serves the functions of various special features of the ATmega8535 as listed on page 58.</p>
Port C (PC7..PC0)	<p>Port C is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port C output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running.</p>
Port D (PD7..PD0)	<p>Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.</p> <p>Port D also serves the functions of various special features of the ATmega8535 as listed on page 62.</p>
RESET	<p>Reset input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running. The minimum pulse length is given in Table 15 on page 35. Shorter pulses are not guaranteed to generate a reset.</p>
XTAL1	Input to the inverting Oscillator amplifier and input to the internal clock operating circuit.
XTAL2	Output from the inverting Oscillator amplifier.
AVCC	AVCC is the supply voltage pin for Port A and the A/D Converter. It should be externally connected to V _{CC} , even if the ADC is not used. If the ADC is used, it should be connected to V _{CC} through a low-pass filter.
AREF	AREF is the analog reference pin for the A/D Converter.

About Code Examples

This documentation contains simple code examples that briefly show how to use various parts of the device. These code examples assume that the part specific header file is included before compilation. Be aware that not all C compiler vendors include bit definitions in the header files and interrupt handling in C is compiler dependent. Please confirm with the C Compiler documentation for more details.


AVR CPU Core

Introduction

This section discusses the AVR core architecture in general. The main function of the CPU core is to ensure correct program execution. The CPU must therefore be able to access memories, perform calculations, control peripherals, and handle interrupts.

Architectural Overview

Figure 3. Block Diagram of the AVR MCU Architecture



In order to maximize performance and parallelism, the AVR uses a Harvard architecture – with separate memories and buses for program and data. Instructions in the program memory are executed with a single level pipelining. While one instruction is being executed, the next instruction is pre-fetched from the program memory. This concept

enables instructions to be executed in every clock cycle. The program memory is In-System Re-Programmable Flash memory.

The fast-access Register File contains 32 x 8-bit general purpose working registers with a single clock cycle access time. This allows single-cycle Arithmetic Logic Unit (ALU) operation. In a typical ALU operation, two operands are output from the Register File, the operation is executed, and the result is stored back in the Register File – in one clock cycle.

Six of the 32 registers can be used as three 16-bit indirect address register pointers for Data Space addressing – enabling efficient address calculations. One of these address pointers can also be used as an address pointer for look up tables in Flash program memory. These added function registers are the 16-bit X-, Y-, and Z-registers, described later in this section.

The ALU supports arithmetic and logic operations between registers or between a constant and a register. Single register operations can also be executed in the ALU. After an arithmetic operation, the Status Register is updated to reflect information about the result of the operation.

Program flow is provided by conditional and unconditional jump and call instructions, able to directly address the whole address space. Most AVR instructions have a single 16-bit word format. Every program memory address contains a 16- or 32-bit instruction.

Program Flash memory space is divided in two sections, the Boot Program section and the Application Program section. Both sections have dedicated Lock bits for write and read/write protection. The SPM instruction that writes into the Application Flash memory section must reside in the Boot Program section.

During interrupts and subroutine calls, the return address Program Counter (PC) is stored on the Stack. The Stack is effectively allocated in the general data SRAM, and consequently the Stack size is only limited by the total SRAM size and the usage of the SRAM. All user programs must initialize the SP in the reset routine (before subroutines or interrupts are executed). The Stack Pointer SP is read/write accessible in the I/O space. The data SRAM can easily be accessed through the five different addressing modes supported in the AVR architecture.

The memory spaces in the AVR architecture are all linear and regular memory maps.

A flexible interrupt module has its control registers in the I/O space with an additional Global Interrupt Enable bit in the Status Register. All interrupts have a separate Interrupt Vector in the Interrupt Vector table. The interrupts have priority in accordance with their Interrupt Vector position. The lower the Interrupt Vector address, the higher the priority.

The I/O memory space contains 64 addresses for CPU peripheral functions as Control Registers, SPI, and other I/O functions. The I/O Memory can be accessed directly, or as the Data Space locations following those of the Register File, 0x20 - 0x5F.

ALU – Arithmetic Logic Unit


The high-performance AVR ALU operates in direct connection with all the 32 general purpose working registers. Within a single clock cycle, arithmetic operations between general purpose registers or between a register and an immediate are executed. The ALU operations are divided into three main categories – arithmetic, logical, and bit-functions. Some implementations of the architecture also provide a powerful multiplier supporting both signed/unsigned multiplication and fractional format. See the "Instruction Set" section for a detailed description.

Asynchronous Timer Clock – clk_{ASY}	The Asynchronous Timer clock allows the Asynchronous Timer/Counter to be clocked directly from an external 32 kHz clock crystal. The dedicated clock domain allows using this Timer/Counter as a real-time counter even when the device is in sleep mode.	
ADC Clock – clk_{ADC}	The ADC is provided with a dedicated clock domain. This allows halting the CPU and I/O clocks in order to reduce noise generated by digital circuitry. This gives more accurate ADC conversion results.	
Clock Sources	The device has the following clock source options, selectable by Flash Fuse bits as shown below. The clock from the selected source is input to the AVR clock generator, and routed to the appropriate modules.	
Table 2. Device Clocking Options Select⁽¹⁾		
Device Clocking Option	CKSEL3.0	
External Crystal/Ceramic Resonator	1111 - 1010	
External Low-frequency Crystal	1001	
External RC Oscillator	1000 - 0101	
Calibrated Internal RC Oscillator	0100 - 0001	
External Clock	0000	
Note: 1. For all fuses '1' means unprogrammed while '0' means programmed.		
The various choices for each clocking option is given in the following sections. When the CPU wakes up from Power-down or Power-save, the selected clock source is used to time the start-up, ensuring stable Oscillator operation before instruction execution starts. When the CPU starts from Reset, there is as an additional delay allowing the power to reach a stable level before commencing normal operation. The Watchdog Oscillator is used for timing this real-time part of the start-up time. The number of WDT Oscillator cycles used for each time-out is shown in Table 3. The frequency of the Watchdog Oscillator is voltage dependent as shown in "ATmega8535 Typical Characteristics – Preliminary Data" on page 263.		
Table 3. Number of Watchdog Oscillator Cycles		
Typ Time-out ($V_{CC} = 5.0V$)	Typ Time-out ($V_{CC} = 3.0V$)	Number of Cycles
4.1 ms	4.3 ms	4K (4,096)
65 ms	69 ms	64K (65,536)
Default Clock Source	The device is shipped with CKSEL = '0001' and SUT = "10". The default clock source setting is therefore the Internal RC Oscillator with longest startup time. This default setting ensures that all users can make their desired clock source setting using an In-System or Parallel Programmer.	
Crystal Oscillator	XTAL1 and XTAL2 are input and output, respectively, of an inverting amplifier which can be configured for use as an On-chip Oscillator, as shown in Figure 12. Either a quartz crystal or a ceramic resonator may be used. The CKOPT Fuse selects between two different oscillator amplifier modes. When CKOPT is programmed, the Oscillator output will oscillate with a full rail-to-rail swing on the output. This mode is suitable when operating in a very noisy environment or when the output from XTAL2 drives a second clock buffer. This mode has a wide frequency range. When CKOPT is unprogrammed, the Oscillator has a smaller output swing. This reduces power consumption considerably.	

This mode has a limited frequency range and it can not be used to drive other clock buffers.

For resonators, the maximum frequency is 8 MHz with CKOPT unprogrammed and 16 MHz with CKOPT programmed. C1 and C2 should always be equal for both crystals and resonators. The optimal value of the capacitors depends on the crystal or resonator in use, the amount of stray capacitance, and the electromagnetic noise of the environment. Some initial guidelines for choosing capacitors for use with crystals are given in Table 4. For ceramic resonators, the capacitor values given by the manufacturer should be used.

Figure 12. Crystal Oscillator Connections



The Oscillator can operate in three different modes, each optimized for a specific frequency range. The operating mode is selected by the fuses CKSEL3..1 as shown in Table 4.

Table 4. Crystal Oscillator Operating Modes

CKOPT	CKSEL3..1	Frequency Range ⁽¹⁾ (MHz)	Recommended Range for Capacitors C1 and C2 for Use with Crystals (pF)
1	101 ⁽²⁾	0.4 - 0.9	-
1	110	0.9 - 3.0	12 - 22
1	111	3.0 - 8.0	12 - 22
0	101, 110, 111	1.0 - 16.0	12 - 22

- Notes: 1. The frequency ranges are preliminary values.
 2. This option should not be used with crystals, only with ceramic resonators.

Analog-to-Digital Converter

Features

- 10-bit Resolution
- 0.5 LSB Integral Non-linearity
- ± 2 LSB Absolute Accuracy
- 65 - 260 μ s Conversion Time
- Up to 15 kSPS at Maximum Resolution
- 8 Multiplexed Single Ended Input Channels
- 7 Differential Input Channels
- 2 Differential Input Channels with Optional Gain of 10x and 200x⁽¹⁾
- Optional Left Adjustment for ADC Result Readout
- 0 - V_{CC} ADC Input Voltage Range
- Selectable 2.56V ADC Reference Voltage
- Free Running or Single Conversion Mode
- ADC Start Conversion by Auto Triggering on Interrupt Sources
- Interrupt on ADC Conversion Complete
- Sleep Mode Noise Canceler

Note: 1. The differential input channel are not tested for devices in PDIP and PLCC Package. This feature is only guaranteed to work for devices in TQFP and MLF Packages.


The ATmega8535 features a 10-bit successive approximation ADC. The ADC is connected to an 8-channel Analog Multiplexer which allows eight single-ended voltage inputs constructed from the pins of Port A. The single-ended voltage inputs refer to 0V (GND).

The device also supports 16 differential voltage input combinations. Two of the differential inputs (ADC1, ADC0 and ADC3, ADC2) are equipped with a programmable gain stage, providing amplification steps of 0 dB (1x), 20 dB (10x), or 46 dB (200x) on the differential input voltage before the A/D conversion. Seven differential analog input channels share a common negative terminal (ADC1), while any other ADC input can be selected as the positive input terminal. If 1x or 10x gain is used, 8-bit resolution can be expected. If 200x gain is used, 7-bit resolution can be expected.

The ADC contains a Sample and Hold circuit which ensures that the input voltage to the ADC is held at a constant level during conversion. A block diagram of the ADC is shown in Figure 98.

The ADC has a separate analog supply voltage pin, AVCC. AVCC must not differ more than ± 0.3 V from V_{CC} . See the paragraph "ADC Noise Canceler" on page 211 on how to connect this pin.

Internal reference voltages of nominally 2.56V or AVCC are provided On-chip. The voltage reference may be externally decoupled at the AREF pin by a capacitor for better noise performance.



Operation

The ADC converts an analog input voltage to a 10-bit digital value through successive approximation. The minimum value represents GND and the maximum value represents the voltage on the AREF pin minus 1 LSB. Optionally, AVCC or an internal 2.56V reference voltage may be connected to the AREF pin by writing to the REFSn bits in the ADMUX Register. The internal voltage reference may thus be decoupled by an external capacitor at the AREF pin to improve noise immunity.

The analog input channel and differential gain are selected by writing to the MUX bits in ADMUX. Any of the ADC input pins, as well as GND and a fixed bandgap voltage reference, can be selected as single ended inputs to the ADC. A selection of ADC input pins can be selected as positive and negative inputs to the differential gain amplifier.

If differential channels are selected, the differential gain stage amplifies the voltage difference between the selected input channel pair by the selected gain factor. This amplified value then becomes the analog input to the ADC. If single ended channels are used, the gain amplifier is bypassed altogether.

Table 82. ADC Conversion Time

Condition	Sample & Hold (Cycles from Start of Conversion)	Conversion Time (Cycles)
First conversion	14.5	25
Normal conversions, single ended	1.5	13
Auto Triggered conversions	2	13.5
Normal conversions, differential	1.5/2.5 ⁽¹⁾	13/14 ⁽¹⁾

Note: 1. Depending on the state of CK_{ADC2}.

Differential Gain Channels

When using differential gain channels, certain aspects of the conversion need to be taken into consideration.

Differential conversions are synchronized to the internal clock CK_{ADC2} equal to half the ADC clock. This synchronization is done automatically by the ADC interface in such a way that the sample-and-hold occurs at a specific phase of CK_{ADC2}. A conversion initiated by the user (i.e., all single conversions, and the first free running conversion) when CK_{ADC2} is low will take the same amount of time as a single ended conversion (13 ADC clock cycles from the next prescaled clock cycle). A conversion initiated by the user when CK_{ADC2} is high will take 14 ADC clock cycles due to the synchronization mechanism. In free running mode, a new conversion is initiated immediately after the previous conversion completes, and since CK_{ADC2} is high at this time, all automatically started (i.e., all but the first) free running conversions will take 14 ADC clock cycles.

The gain stage is optimized for a bandwidth of 4 kHz at all gain settings. Higher frequencies may be subjected to non-linear amplification. An external low-pass filter should be used if the input signal contains higher frequency components than the gain stage bandwidth. Note that the ADC clock frequency is independent of the gain stage bandwidth limitation. For example, the ADC clock period may be 6 μs, allowing a channel to be sampled at 12 kSPS, regardless of the bandwidth of this channel.

If differential gain channels are used and conversions are started by Auto Triggering, the ADC must be switched off between conversions. When Auto Triggering is used, the ADC prescaler is reset before the conversion is started. Since the gain stage is dependent of a stable ADC clock prior to the conversion, this conversion will not be valid. By disabling and then re-enabling the ADC between each conversion (writing ADEN in ADCSRA to '0' then to '1'), only extended conversions are performed. The result from the extended conversions will be valid. See "Prescaling and Conversion Timing" on page 206 for timing details.

Changing Channel or Reference Selection

The MUXn and REFS1:0 bits in the ADMUX Register are single buffered through a temporary register to which the CPU has random access. This ensures that the channels and reference selection only takes place at a safe point during the conversion. The channel and reference selection is continuously updated until a conversion is started. Once the conversion starts, the channel and reference selection is locked to ensure a sufficient sampling time for the ADC. Continuous updating resumes in the last ADC clock cycle before the conversion completes (ADIF in ADCSRA is set). Note that the conversion starts on the following rising ADC clock edge after ADSC is written. The user is thus advised not to write new channel or reference selection values to ADMUX until one ADC clock cycle after ADSC is written.

If Auto Triggering is used, the exact time of the triggering event can be indeterminable. Special care must be taken when updating the ADMUX Register, in order to control which conversion will be affected by the new settings.

Register Summary

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page	
0x3F (0x5F)	SREG	I	T	H	S	V	N	Z	C	8	
0x3E (0x5E)	SPH	-	-	-	-	-	-	SP0	SP8	10	
0x3D (0x5D)	SPL	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	10	
0x3C (0x5C)	OCR0	Timer/Counter0 Output Compare Register									83
0x3B (0x5B)	GICR	INT1	INT0	INT2	-	-	-	IVSEL	NCE	47, 67	
0x3A (0x5A)	GIFR	INTF1	INTF0	INTF2	-	-	-	-	-	68	
0x39 (0x59)	TWRSK	OCIE2	TOIE2	TICIE1	OCIE1A	OCIE1B	TOIE1	OCIE0	TOIE0	83, 113, 131	
0x38 (0x58)	TIFR	OCF2	TOV2	ICF1	OCF1A	OCF1B	TOW1	OCF0	TOW0	84, 114, 132	
0x37 (0x57)	SPMCR	SPMIE	RWWSB	-	RWWSFE	BLBSET	PGWRT	PGERS	SPMEN	225	
0x36 (0x56)	TWCR	TWINT	TWEA	TWSTA	TWSTO	TWVC	TWEN	-	TWIE	178	
0x35 (0x55)	MUCR	SM2	SE	SM1	SM0	ISC11	ISC10	ISC01	ISC00	30, 66	
0x34 (0x54)	MUCSR	-	ISC2	-	-	WDRF	BORF	EXTRF	PCRF	38, 67	
0x33 (0x53)	TCCR0	FOC0	WGM00	COM01	COM00	WGM01	CS02	CS01	CS00	81	
0x32 (0x52)	TCNT0	Timer/Counter0 (8 Bits)									83
0x31 (0x51)	OSCCAL	Oscillator Calibration Register									28
0x30 (0x50)	SFCSR	ADTS2	ADTS1	ADTS0	-	ADME	PUD	PSP2	PSP10	57, 86, 133, 200, 220	
0x2F (0x4F)	TCCR1A	COM1A1	COM1A0	COM1B1	COM1B0	FOC1A	FOC1B	WGM11	WGM10	108	
0x2E (0x4E)	TCCR1B	ICNC1	ICES1	-	WGM13	WGM12	CS12	CS11	CS10	111	
0x2D (0x4D)	TCNT1H	Timer/Counter1 - Counter Register High Byte									112
0x2C (0x4C)	TCNT1L	Timer/Counter1 - Counter Register Low Byte									112
0x2B (0x4B)	OCR1AH	Timer/Counter1 - Output Compare Register A High Byte									112
0x2A (0x4A)	OCR1AL	Timer/Counter1 - Output Compare Register A Low Byte									112
0x29 (0x49)	OCR1BH	Timer/Counter1 - Output Compare Register B High Byte									112
0x28 (0x48)	OCR1BL	Timer/Counter1 - Output Compare Register B Low Byte									112
0x27 (0x47)	ICR1H	Timer/Counter1 - Input Capture Register High Byte									112
0x26 (0x46)	ICR1L	Timer/Counter1 - Input Capture Register Low Byte									112
0x25 (0x45)	TCCR2	FOC2	WGM20	COM21	COM20	WGM21	CS22	CS21	CS20	126	
0x24 (0x44)	TCNT2	Timer/Counter2 (8 Bits)									128
0x23 (0x43)	OCR2	Timer/Counter2 Output Compare Register									129
0x22 (0x42)	ASFR	-	-	-	-	AS2	TCN2UB	OCR2UB	TCR2UB	129	
0x21 (0x41)	WDTCR	-	-	-	WDCE	WDE	WDP2	WDP1	WDP0	40	
0x20 ¹⁾ (0x40 ¹⁾)	UBRRH	URSEL	-	-	-	-	LBFR[1:8]			166	
	UCSRC	URSEL	UMSEL	UPM1	UPM0	UBB8	UCSZ1	UCSZ0	UCPOL	164	
0x1F (0x3F)	EEARH	-	-	-	-	-	-	-	EEAF8	17	
0x1E (0x3E)	EEARL	EEPROM Address Register Low Byte									17
0x1D (0x3D)	EEDR	EEPROM Data Register									17
0x1C (0x3C)	EEDR	-	-	-	-	EEFIE	EEMWE	EEWE	EERE	17	
0x1B (0x3B)	PORTA	PORTA7	PORTA6	PORTA5	PORTA4	PORTA3	PORTA2	PORTA1	PORTA0	64	
0x1A (0x3A)	DDRA	DDA7	DDA6	DDA5	DDA4	DDA3	DDA2	DDA1	DDA0	64	
0x19 (0x39)	PINA	PINA7	PINA6	PINA5	PINA4	PINA3	PINA2	PINA1	PINA0	64	
0x18 (0x38)	PORTB	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	64	
0x17 (0x37)	DDRB	ddb7	ddb6	ddb5	ddb4	ddb3	ddb2	ddb1	ddb0	64	
0x16 (0x36)	PINB	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINB0	65	
0x15 (0x35)	PORTC	PORTC7	PORTC6	PORTC5	PORTC4	PORTC3	PORTC2	PORTC1	PORTC0	65	
0x14 (0x34)	DDRC	DDC7	DDC6	DDC5	DDC4	DDC3	DDC2	DDC1	DDC0	65	
0x13 (0x33)	PINC	PINC7	PINC6	PINC5	PINC4	PINC3	PINC2	PINC1	PINC0	65	
0x12 (0x32)	PORTD	PORTD7	PORTD6	PORTD5	PORTD4	PORTD3	PORTD2	PORTD1	PORTD0	65	
0x11 (0x31)	DDRD	DDD7	DDD6	DDD5	DDD4	DDD3	DDD2	DDD1	DDD0	65	
0x10 (0x30)	PIND	PIND7	PIND6	PIND5	PIND4	PIND3	PIND2	PIND1	PIND0	65	
0x0F (0x2F)	SPDR	SPI Data Register									140
0x0E (0x2E)	SPSR	SPIF	WCOL	-	-	-	-	-	SPI2X	140	
0x0D (0x2D)	SPCR	SPIE	SPE	DDRD	MSTR	CPOL	CPHA	SFRF	SFPO	138	
0x0C (0x2C)	UDR	USART I/O Data Register									161
0x0B (0x2B)	UCSRA	FXC	TXC	UDRE	FE	DOR	FE	L8X	MPCM	162	
0x0A (0x2A)	UCSRB	FXCE	TXCE	UDRIE	FXEN	TXEN	UCSZ2	FXB8	TXB8	163	
0x09 (0x29)	UBRRL	USART Baud Rate Register Low Byte									166
0x08 (0x28)	ACSR	ACD	ACBG	ACD	ACI	ACIE	ACIC	ACIS1	ACIS0	200	
0x07 (0x27)	ADMUX	REFS1	REFS0	ADLAR	MUX4	MUX3	MUX2	MUX1	MUX0	216	
0x06 (0x26)	ADCSRA	ADEN	ADSC	ADATE	ADIF	ADIE	ADPS2	ADPS1	ADPS0	218	
0x05 (0x25)	ADCH	ADC Data Register High Byte									219
0x04 (0x24)	ADCL	ADC Data Register Low Byte									219
0x03 (0x23)	TWDR	Two-wire Serial Interface Data Register									180
0x02 (0x22)	TWAR	TWA6	TWA5	TWA4	TWA3	TWA2	TWA1	TWA0	TWGCE	180	
0x01 (0x21)	TWSR	TWS6	TWS5	TWS5	TWS4	TWS3	-	TWS1	TWS0	180	
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page	
0x00 (0x20)	TWBR	Two-wire Serial Interface Bit Rate Register									178

- Notes:
1. Refer to the USART description for details on how to access UBRRH and UCSRC.
 2. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.
 3. Some of the status flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O Register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers 0x00 to 0x1F only.

Instruction Set Summary

Mnemonics	Operands	Description	Operation	Flags	#Clocks
ARITHMETIC AND LOGIC INSTRUCTIONS					
ADD	Rd, Rr	Add two Registers	$Rd \leftarrow Rd + Rr$	Z,C,N,V,H	1
ADC	Rd, Rr	Add with Carry two Registers	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H	1
ADW	Rd, K	Add Immediate to Word	$Rd \leftarrow Rd + K$	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract two Registers	$Rd \leftarrow Rd - Rr$	Z,C,N,V,H	1
SUBI	Rd, K	Subtract Constant from Register	$Rd \leftarrow Rd - K$	Z,C,N,V,H	1
SBC	Rd, Rr	Subtract with Carry two Registers	$Rd \leftarrow Rd - Rr - C$	Z,C,N,V,H	1
SBCI	Rd, K	Subtract with Carry Constant from Reg.	$Rd \leftarrow Rd - K - C$	Z,C,N,V,H	1
SBW	Rd, K	Subtract Immediate from Word	$Rd \leftarrow Rd - K$	Z,C,N,V,S	2
AND	Rd, Rr	Logical AND Registers	$Rd \leftarrow Rd \wedge Rr$	Z,N,V	1
ANDI	Rd, K	Logical AND Register and Constant	$Rd \leftarrow Rd \wedge K$	Z,N,V	1
OR	Rd, Rr	Logical OR Registers	$Rd \leftarrow Rd \vee Rr$	Z,N,V	1
ORI	Rd, K	Logical OR Register and Constant	$Rd \leftarrow Rd \vee K$	Z,N,V	1
EOR	Rd, Rr	Exclusive OR Registers	$Rd \leftarrow Rd \oplus Rr$	Z,N,V	1
COM	Rd	One's Complement	$Rd \leftarrow \sim Rd$	Z,C,N,V	1
NEG	Rd	Two's Complement	$Rd \leftarrow \sim Rd + 1$	Z,C,N,V,H	1
SBR	Rd, K	Set Bit(s) in Register	$Rd \leftarrow Rd \vee K$	Z,N,V	1
CBR	Rd, K	Clear Bit(s) in Register	$Rd \leftarrow Rd \wedge (\sim K)$	Z,N,V	1
INC	Rd	Increment	$Rd \leftarrow Rd + 1$	Z,N,V	1
DEC	Rd	Decrement	$Rd \leftarrow Rd - 1$	Z,N,V	1
TST	Rd	Test for Zero or Minus	$Rd \leftarrow Rd \wedge Rd$	Z,N,V	1
CLR	Rd	Clear Register	$Rd \leftarrow Rd \wedge Rd$	Z,N,V	1
SER	Rd	Set Register	$Rd \leftarrow \sim Rd$	None	1
MUL	Rd, Rr	Multiply Unsigned	$R1:R0 \leftarrow Rd \times Rr$	Z,C	2
MULS	Rd, Rr	Multiply Signed	$R1:R0 \leftarrow Rd \times Rr$	Z,C	2
MULSU	Rd, Rr	Multiply Signed with Unsigned	$R1:R0 \leftarrow Rd \times Rr$	Z,C	2
FMUL	Rd, Rr	Fractional Multiply Unsigned	$R1:R0 \leftarrow (Rd \times Rr) \ll 1$	Z,C	2
FMULS	Rd, Rr	Fractional Multiply Signed	$R1:R0 \leftarrow (Rd \times Rr) \ll 1$	Z,C	2
FMULSU	Rd, Rr	Fractional Multiply Signed with Unsigned	$R1:R0 \leftarrow (Rd \times Rr) \ll 1$	Z,C	2
BRANCH INSTRUCTIONS					
RJMP	k	Relative Jump	$PC \leftarrow PC + k + 1$	None	2
IJMP		Indirect Jump to (Z)	$PC \leftarrow Z$	None	2
RJCALL	k	Relative Subroutine Call	$PC \leftarrow PC + k + 1$	None	3
IJCALL		Indirect Call to (Z)	$PC \leftarrow Z$	None	3
RET		Subroutine Return	$PC \leftarrow \text{STACK}$	None	4
RETI		Interrupt Return	$PC \leftarrow \text{STACK}$	I	4
CPSE	Rd, Rr	Compare, Skip if Equal	$\text{if } (Rd = Rr) \text{ then } PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
CP	Rd, Rr	Compare	$Rd - Rr$	Z, N, V, C, H	1
CPC	Rd, Rr	Compare with Carry	$Rd - Rr - C$	Z, N, V, C, H	1
CPI	Rd, K	Compare Register with Immediate	$Rd - K$	Z, N, V, C, H	1
SBRC	Rr, b	Skip if Bit in Register Cleared	$\text{if } (Rr[b]=0) \text{ then } PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
SBRS	Rr, b	Skip if Bit in Register is Set	$\text{if } (Rr[b]=1) \text{ then } PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
SBIC	P, b	Skip if Bit in IO Register Cleared	$\text{if } (P[b]=0) \text{ then } PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
SBIS	P, b	Skip if Bit in IO Register is Set	$\text{if } (P[b]=1) \text{ then } PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
BRBS	s, k	Branch if Status Flag Set	$\text{if } (SREG[s]=1) \text{ then } PC \leftarrow PC + k + 1$	None	1/2
BRBC	s, k	Branch if Status Flag Cleared	$\text{if } (SREG[s]=0) \text{ then } PC \leftarrow PC + k + 1$	None	1/2
BREQ	k	Branch if Equal	$\text{if } (Z = 1) \text{ then } PC \leftarrow PC + k + 1$	None	1/2
BRNE	k	Branch if Not Equal	$\text{if } (Z = 0) \text{ then } PC \leftarrow PC + k + 1$	None	1/2
BRCS	k	Branch if Carry Set	$\text{if } (C = 1) \text{ then } PC \leftarrow PC + k + 1$	None	1/2
BRCC	k	Branch if Carry Cleared	$\text{if } (C = 0) \text{ then } PC \leftarrow PC + k + 1$	None	1/2
BRSH	k	Branch if Same or Higher	$\text{if } (C = 0) \text{ then } PC \leftarrow PC + k + 1$	None	1/2
BRLO	k	Branch if Lower	$\text{if } (C = 1) \text{ then } PC \leftarrow PC + k + 1$	None	1/2
BRMI	k	Branch if Minus	$\text{if } (N = 1) \text{ then } PC \leftarrow PC + k + 1$	None	1/2
BRPL	k	Branch if Plus	$\text{if } (N = 0) \text{ then } PC \leftarrow PC + k + 1$	None	1/2
BRGE	k	Branch if Greater or Equal, Signed	$\text{if } (N \oplus V = 0) \text{ then } PC \leftarrow PC + k + 1$	None	1/2
BRLT	k	Branch if Less Than Zero, Signed	$\text{if } (N \oplus V = 1) \text{ then } PC \leftarrow PC + k + 1$	None	1/2
BRHS	k	Branch if Half Carry Flag Set	$\text{if } (H = 1) \text{ then } PC \leftarrow PC + k + 1$	None	1/2
BRHC	k	Branch if Half Carry Flag Cleared	$\text{if } (H = 0) \text{ then } PC \leftarrow PC + k + 1$	None	1/2
BRTS	k	Branch if T Flag Set	$\text{if } (T = 1) \text{ then } PC \leftarrow PC + k + 1$	None	1/2
BRTC	k	Branch if T Flag Cleared	$\text{if } (T = 0) \text{ then } PC \leftarrow PC + k + 1$	None	1/2
BRVS	k	Branch if Overflow Flag is Set	$\text{if } (V = 1) \text{ then } PC \leftarrow PC + k + 1$	None	1/2
BRVC	k	Branch if Overflow Flag is Cleared	$\text{if } (V = 0) \text{ then } PC \leftarrow PC + k + 1$	None	1/2
BRIE	k	Branch if Interrupt Enabled	$\text{if } (I = 1) \text{ then } PC \leftarrow PC + k + 1$	None	1/2
BRID	k	Branch if Interrupt Disabled	$\text{if } (I = 0) \text{ then } PC \leftarrow PC + k + 1$	None	1/2
DATA TRANSFER INSTRUCTIONS					

Mnemonics	Operands	Description	Operation	Flags	#Clocks
MOV	Rd, Rr	Move Between Registers	$Rd \leftarrow Rr$	None	1
MOVW	Rd, Rr	Copy Register Word	$Rd \leftarrow Rr \leftarrow Rr + 1; Rr$	None	1
LDI	Rd, K	Load Immediate	$Rd \leftarrow K$	None	1
LD	Rd, X	Load Indirect	$Rd \leftarrow (X)$	None	2
LD	Rd, X+	Load Indirect and Post-Inc.	$Rd \leftarrow (X); X \leftarrow X + 1$	None	2
LD	Rd, -X	Load Indirect and Pre-Dec.	$X \leftarrow X - 1; Rd \leftarrow (X)$	None	2
LD	Rd, Y	Load Indirect	$Rd \leftarrow (Y)$	None	2
LD	Rd, Y+	Load Indirect and Post-Inc.	$Rd \leftarrow (Y); Y \leftarrow Y + 1$	None	2
LD	Rd, -Y	Load Indirect and Pre-Dec.	$Y \leftarrow Y - 1; Rd \leftarrow (Y)$	None	2
LDD	Rd, Y+q	Load Indirect with Displacement	$Rd \leftarrow (Y + q)$	None	2
LD	Rd, Z	Load Indirect	$Rd \leftarrow (Z)$	None	2
LD	Rd, Z+	Load Indirect and Post-Inc.	$Rd \leftarrow (Z); Z \leftarrow Z + 1$	None	2
LD	Rd, -Z	Load Indirect and Pre-Dec.	$Z \leftarrow Z - 1; Rd \leftarrow (Z)$	None	2
LDD	Rd, Z+q	Load Indirect with Displacement	$Rd \leftarrow (Z + q)$	None	2
LDS	Rd, k	Load Direct from SRAM	$Rd \leftarrow (k)$	None	2
ST	X, Rr	Store Indirect	$(X) \leftarrow Rr$	None	2
ST	X+, Rr	Store Indirect and Post-Inc.	$(X) \leftarrow Rr; X \leftarrow X + 1$	None	2
ST	-X, Rr	Store Indirect and Pre-Dec.	$X \leftarrow X - 1; (X) \leftarrow Rr$	None	2
ST	Y, Rr	Store Indirect	$(Y) \leftarrow Rr$	None	2
ST	Y+, Rr	Store Indirect and Post-Inc.	$(Y) \leftarrow Rr; Y \leftarrow Y + 1$	None	2
ST	-Y, Rr	Store Indirect and Pre-Dec.	$Y \leftarrow Y - 1; (Y) \leftarrow Rr$	None	2
STD	Y+q, Rr	Store Indirect with Displacement	$(Y + q) \leftarrow Rr$	None	2
ST	Z, Rr	Store Indirect	$(Z) \leftarrow Rr$	None	2
ST	Z+, Rr	Store Indirect and Post-Inc.	$(Z) \leftarrow Rr; Z \leftarrow Z + 1$	None	2
ST	-Z, Rr	Store Indirect and Pre-Dec.	$Z \leftarrow Z - 1; (Z) \leftarrow Rr$	None	2
STD	Z+q, Rr	Store Indirect with Displacement	$(Z + q) \leftarrow Rr$	None	2
STS	k, Rr	Store Direct to SRAM	$(k) \leftarrow Rr$	None	2
LPM		Load Program Memory	$R0 \leftarrow (Z)$	None	3
LPM	Rd, Z	Load Program Memory	$Rd \leftarrow (Z)$	None	3
LPM	Rd, Z+	Load Program Memory and Post-Inc	$Rd \leftarrow (Z); Z \leftarrow Z + 1$	None	3
SFM		Store Program Memory	$(Z) \leftarrow R1; R0$	None	-
IN	Rd, P	In Port	$Rd \leftarrow P$	None	1
OUT	P, Rr	Out Port	$P \leftarrow Rr$	None	1
PUSH	Rr	Push Register on Stack	$STACK \leftarrow Rr$	None	2
POP	Rd	Pop Register from Stack	$Rd \leftarrow STACK$	None	2
BIT AND BIT-TEST INSTRUCTIONS					
SBI	P, b	Set Bit in I/O Register	$I/O(P, b) \leftarrow 1$	None	2
CBI	P, b	Clear Bit in I/O Register	$I/O(P, b) \leftarrow 0$	None	2
LSL	Rd	Logical Shift Left	$Rd(n+1) \leftarrow Rd(n); Rd(0) \leftarrow 0$	Z, C, N, V	1
LSR	Rd	Logical Shift Right	$Rd(n) \leftarrow Rd(n+1); Rd(7) \leftarrow 0$	Z, C, N, V	1
RCL	Rd	Rotate Left Through Carry	$Rd(0) \leftarrow C; Rd(n+1) \leftarrow Rd(n); C \leftarrow Rd(7)$	Z, C, N, V	1
ROR	Rd	Rotate Right Through Carry	$Rd(7) \leftarrow C; Rd(n) \leftarrow Rd(n+1); C \leftarrow Rd(0)$	Z, C, N, V	1
ASR	Rd	Arithmetic Shift Right	$Rd(n) \leftarrow Rd(n-1); n=0..6$	Z, C, N, V	1
SWAP	Rd	Swap Nibbles	$Rd(3..0) \leftarrow Rd(7..4); Rd(7..4) \leftarrow Rd(3..0)$	None	1
BSET	s	Flag Set	$SREG(s) \leftarrow 1$	SREG(s)	1
BCLR	s	Flag Clear	$SREG(s) \leftarrow 0$	SREG(s)	1
BST	Rr, b	Bit Store from Register to T	$T \leftarrow Rr(b)$	T	1
BLD	Rd, b	Bit load from T to Register	$Rd(b) \leftarrow T$	None	1
SEC		Set Carry	$C \leftarrow 1$	C	1
CLC		Clear Carry	$C \leftarrow 0$	C	1
SEN		Set Negative Flag	$N \leftarrow 1$	N	1
CLN		Clear Negative Flag	$N \leftarrow 0$	N	1
SEZ		Set Zero Flag	$Z \leftarrow 1$	Z	1
CLZ		Clear Zero Flag	$Z \leftarrow 0$	Z	1
SEI		Global Interrupt Enable	$I \leftarrow 1$	I	1
CLI		Global Interrupt Disable	$I \leftarrow 0$	I	1
SES		Set Signed Test Flag	$S \leftarrow 1$	S	1
CLS		Clear Signed Test Flag	$S \leftarrow 0$	S	1
SEV		Set Two's Complement Overflow	$V \leftarrow 1$	V	1
CLV		Clear Two's Complement Overflow	$V \leftarrow 0$	V	1
SET		Set T in SREG	$T \leftarrow 1$	T	1
CLT		Clear T in SREG	$T \leftarrow 0$	T	1
SEH		Set Half Carry Flag in SREG	$H \leftarrow 1$	H	1
CLH		Clear Half Carry Flag in SREG	$H \leftarrow 0$	H	1
MCU CONTROL INSTRUCTIONS					
NOP		No Operation		None	1
Mnemonics					
SLEEP		Sleep	(see specific descr. for Sleep function)	None	1
WDR		Watchdog Reset	(see specific descr. for WDR/Timer)	None	1
BREAK		Break	For On-chip Debug Only	None	N/A

Data Kalibrasi Alat

SUHU (°C)	VOsblm penguat (mV)	VO setelah penguat (Vp)	VO dgn kapasitor (VDC)	SUHU (°C)	VO sblm penguat (mV)	VO setelah penguat (Vp)	VO dgn kapasitor(VDC)
45	3.803	2.58	2.4	40	3.3	2.08	2.05
44.9	3.798	2.572	2.394	39.9	3.293	2.07	2.04
44.8	3.794	2.63	2.391	39.8	3.29	2.05	2.03
44.7	3.79	2.55	2.387	39.7	2.288	2.03	2.02
44.6	3.786	2.521	2.382	39.6	3.281	2.01	2.013
44.5	3.78	2.5	2.38	39.5	3.28	2	2
44.4	3.777	2.498	2.37	39.4	3.27	1.93	1.97
44.3	3.772	2.493	2.36	39.3	3.26	1.92	1.965
44.2	3.741	2.484	2.353	39.2	3.25	1.89	1.965
44.1	3.735	2.481	2.35	39.1	3.24	1.887	1.951
44	3.73	2.48	2.34	39	3.23	1.88	1.95
43.9	3.726	2.474	2.337	38.9	3.225	1.87	1.94
43.8	3.718	2.46	2.335	38.8	3.223	1.86	1.93
43.7	3.711	2.453	2.331	38.7	3.21	1.852	1.923
43.6	3.703	2.421	2.324	38.6	3.204	1.843	1.921
43.5	3.7	2.4	2.32	38.5	3.2	1.84	1.9
43.4	3.696	2.392	2.318	38.4	3.196	1.831	1.89
43.3	3.692	2.388	2.314	38.3	3.193	1.82	1.86
43.2	3.687	2.372	2.311	38.2	3.185	1.813	1.856
43.1	3.682	2.359	2.303	38.1	2.181	1.81	1.855
43	3.68	2.34	2.3	38	3.18	1.8	1.85
42.9	3.672	2.338	2.293	37.9	3.17	1.795	1.84
42.8	3.665	2.36	2.291	37.8	3.16	1.795	1.83
42.7	3.654	2.331	2.287	37.7	3.15	1.794	1.82
42.6	3.632	2.32	2.283	37.6	3.14	1.791	1.812
42.5	3.63	2.3	2.28	37.5	3.13	1.79	1.8
42.4	3.627	2.291	2.27	37.4	3.126	1.788	1.79
42.3	3.619	2.286	2.266	34.3	3.117	1.785	1.77
42.2	3.57	2.285	2.26	37.2	3.112	1.782	1.76
42.1	3.522	2.281	2.251	37.1	3.111	1.78	1.755
42	3.51	2.28	2.24	37	3.09	1.76	1.75
41.9	3.494	2.277	2.238	36.9	3.089	1.755	1.74
41.8	3.491	2.263	2.232	36.8	3.085	1.754	1.73
41.7	3.487	2.258	2.226	36.7	3.082	1.743	1.72
41.6	3.485	2.237	2.221	36.6	3.081	1.741	1.71
41.5	3.48	2.21	2.2	36.5	3.08	1.74	1.7
41.4	3.476	2.187	2.19	36.4	3.07	1.738	1.69
41.3	3.459	2.173	2.177	36.3	3.05	1.735	1.68
41.2	3.44	2.169	2.163	36.2	3.043	1.733	1.677
41.1	3.432	2.154	2.159	36.1	3.038	1.731	1.66
41	3.43	2.15	2.15	36	3.03	1.73	1.65
40.9	3.426	2.143	2.142	35.9	3.023	1.728	1.64
40.8	3.422	2.137	2.137	35.8	3.021	1.723	1.63
40.7	3.418	2.131	2.121	35.7	3.016	1.72	1.62
40.6	3.404	2.129	2.103	35.6	3.011	1.713	1.61
40.5	3.401	2.12	2.1	35.5	3.01	1.71	1.6
40.4	3.392	2.119	2.07	35.4	3.01	1.709	1.59
40.3	3.361	2.111	2.066	35.3	2.998	1.706	1.576
40.2	3.34	2.082	2.054	35.2	2.993	1.703	1.564
40.1	3.318	2.073	2.052	35.1	2.988	1.702	1.552

LAMPIRAN D

SUHU (°C)	VO sbilm penguat (mV)	VO setelah penguat(Vp)	VO dgn kapasitor (VDC)	SUHU (°C)	VO sbilm penguat (mV)	VO setelah penguat(Vp)	VO dgn kapasitor (VDC)
35	2.983	1.7	1.55	30	2.55	1.1	0.9
34.9	2.982	1.68	1.54	29.9	2.545	1.09	0.89
34.8	2.981	1.67	1.53	29.8	2.542	1.06	0.88
34.7	2.981	1.664	1.52	29.7	2.537	1.05	0.87
34.6	2.98	1.652	1.51	29.6	2.531	1.043	0.86
34.5	2.98	1.65	1.5	29.5	2.53	1.04	0.85
34.4	2.97	1.64	1.49	29.4	2.52	1.03	0.84
34.3	2.96	1.63	1.47	29.3	2.518	1.022	0.83
34.2	2.93	1.62	1.43	29.2	2.516	1.013	0.82
34.1	2.91	1.603	1.41	29.1	2.511	1.003	0.81
34	2.9	1.6	1.4	29	2.5	1	0.8
33.9	2.899	1.58	1.39	28.9	2.498	0.98	0.79
33.8	2.891	1.573	1.38	28.8	2.493	0.93	0.786
33.7	2.887	1.56	1.37	28.7	2.492	0.86	0.76
33.6	2.882	1.557	1.36	28.6	2.487	0.83	0.756
33.5	2.88	1.55	1.35	28.5	2.48	0.8	0.75
33.4	2.87	1.54	1.34	28.4	2.47	0.78	0.74
33.3	2.85	1.53	1.33	28.3	2.46	0.778	0.73
33.2	2.845	1.52	1.32	28.2	2.45	0.774	0.72
33.1	2.84	1.51	1.31	28.1	2.434	0.763	0.71
33	2.83	1.5	1.3	28	2.43	0.76	0.7
32.9	2.825	1.49	1.28	27.9	2.42	0.753	0.69
32.8	2.823	1.482	1.27	27.8	2.41	0.75	0.687
32.7	2.818	1.467	1.26	27.7	2.403	0.73	0.685
32.6	2.801	1.453	1.255	27.6	2.401	0.72	0.681
32.5	2.8	1.45	1.25	27.5	2.4	0.7	0.68
32.4	2.79	1.444	1.24	27.4	2.39	0.69	0.67
32.3	2.76	1.43	1.23	27.3	2.38	0.687	0.66
32.2	2.75	1.429	1.22	27.2	2.37	0.685	0.653
32.1	2.744	1.412	1.21	27.1	2.36	0.681	0.651
32	2.73	1.4	1.2	27	2.35	0.68	0.65
31.9	2.727	1.392	1.19	26.9	2.358	0.67	0.64
31.8	2.723	1.37	1.18	26.8	2.357	0.66	0.634
31.7	2.713	1.36	1.13	26.7	2.354	0.65	0.632
31.6	2.706	1.358	1.12	26.6	2.352	0.64	0.631
31.5	2.7	1.35	1.1	26.5	2.35	0.63	0.63
31.4	2.68	1.34	1.09	26.4	2.34	0.623	0.62
31.3	2.65	1.33	1.08	26.3	2.31	0.621	0.618
31.2	2.647	1.323	1.07	26.2	2.301	0.618	0.61
31.1	2.633	1.318	1.06	26.1	2.93	0.604	0.602
31	2.63	1.3	1.05	26	2.28	0.6	0.6
30.9	2.628	1.29	1.04	25.9	2.27	0.598	0.598
30.8	2.622	1.26	1.03	25.8	2.24	0.596	0.593
30.7	2.616	1.25	1.02	25.7	2.237	0.584	0.591
30.6	2.604	1.23	1.01	25.6	2.231	0.581	0.583
30.5	2.6	1.2	1	25.5	2.23	0.59	0.58
30.4	2.58	1.16	0.98	25.4	2.229	0.582	0.57
30.3	2.56	1.14	0.97	25.3	2.223	0.577	0.56
30.2	2.567	1.12	0.94	25.2	2.213	0.573	0.557
30.1	2.553	1.11	0.93	25.1	2.21	0.572	0.553
				25	2.2	0.57	0.55

LAMPIRAN D

Daftar Nama Responden

	Nama	NRP
Responden 1	Darmawi	0224042
Responden 2	Robert	0222160
Responden 3	Leonard Aditya	0352242
Responden 4	Ridwan	0430237
Responden 5	Harry Permana S	0222152
Responden 6	Totok Wahyudi	0422084
Responden 7	Ivans Gani	0322160
Responden 8	Piter	0422164
Responden 9	Yakub Hartanto	0422020
Responden 10	Deni Purnawan	0422029